Design Files for DDR5 288-pin Unbuffered DIMMs

Title	Raw Card Revision	Description	Release Date	Info
PC5-5600 UDIMM	A0	1 rank x8, SDP module.sec@samsung.com	Jun 2022	Details
PC5-5600 UDIMM	B0	2 rank x8, planar hyunwoo.kwack@sk.com	Jun 2022	Details
PC5-5600 UDIMM	C0	1 rank x16, planar dramsupport@micron.com	Jun 2022	Details
PC5-5600 UDIMM	D0	1 rank x8, SDP, ECC module.sec@samsung.com	Jun 2022	Details
PC5-5600 UDIMM	E0	2 rank x8, planar, ECC hyunwoo.kwack@sk.com	Jun 2022	Details

JEDEC Education Series: Memory, Mobile & Modules

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number.

Click here for website or account help.

To report potential errors or make suggestions for improvement to a published JEDEC standard, please use this form. JEDEC does not accept requests for implementation assistance or interpretation of documents. For other inquiries related to standards & documents email Angie Steigleman.