Design Files for DDR5 288-pin Registered DIMMs

Title	Raw Card Revision	Description	Release Date	Info
PC5-6400 RDIMM	C1	1 rank x4 hyunwoo.kwack@sk.com	Aug 2024	Details
PC5-4800 RDIMM	C0	1 rank x4, planar (SDP/3DS) hyunwoo.kwack@sk.com	Dec 2021	Details
PC5-4800 RDIMM	F0	1 rank x4, planar (SDP/3DS) hyunwoo.kwack@sk.com	Dec 2021	Details
PC5-7200 RDIMM	D1	1 rank x8 dramsupport@micron.com	Aug 2024	Details
PC5-4800 RDIMM	D0	1 rank x8, planar (SDP) dramsupport@micron.com	Dec 2021	Details
PC5-6400 RDIMM	A1	2 rank x4 module.sec@samsung.com	Aug 2024	Details
PC5-4800 RDIMM	A0	2 rank x4 (SDP/3DS) module.sec@samsung.com	Dec 2021	Details
PC5-4800 RDIMM	B0	2 rank x4 (SDP/3DS) module.sec@samsung.com	Dec 2021	Details
PC5-7200 RDIMM	E1	2 rank x8, planar hyunwoo.kwack@sk.com	Aug 2024	Details
PC5-4800 RDIMM	E0	2 rank x8, planar (SDP) hyunwoo.kwack@sk.com	Dec 2021	Details

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number.

Click here for website or account help.

To report potential errors or make suggestions for improvement to a published JEDEC standard, please use this form. JEDEC does not accept requests for implementation assistance or interpretation of documents. For other inquiries related to standards & documents email Angie Steigleman.