Design Files for DDR2 240-pin Unbuffered DIMMs

Title	Raw Card Revision	Description	Release Date	Info
PC2-6400 UDIMM	C1	1 Rank x16, non-ECC dramsupport@micron.com	May 2005	Details
PC2-6400 UDIMM	J0	1 Rank x8 jedec@sec.samsung.com	Jan 2009	Details
PC2-3200/4200 UDIMM	A1	1 Rank x8 dimm.questions@qimonda.com	Jan 2009	Details
PC2-6400 UDIMM	F0	1 Rank x8 with ECC dimm.questions@qimonda.com	May 2005	Details
PC2-6400 UDIMM	D0	1 Rank x8, non-ECC dimm.questions@qimonda.com	May 2005	Details
PC2-3200/4200/ PC2-5300/6400 UDIMM	H0	2 Rank x16 jedec@sec.samsung.com	Jan 2009	Details
PC2-6400 UDIMM	E1	2 Rank x8 jedec@sec.samsung.com	Jan 2009	Details
PC2-6400 UDIMM	K0	2 Rank x8 jedec@sec.samsung.com	Jan 2009	Details
PC2-6400 UDIMM	G0	2 Rank x8 with ECC dramsupport@micron.com	May 2005	Details
PC2-4200 UDIMM	B0	2 Rank x8, x64, or x72 dramsupport@micron.com	Jan 2009	Details

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number.

Click here for website or account help.

To report potential errors or make suggestions for improvement to a published JEDEC standard, please use this form. JEDEC does not accept requests for implementation assistance or interpretation of documents. For other inquiries related to standards & documents email Angie Steigleman.