JEDEC MODULE SIDEBAND BUS (SidebandBus)

JESD403-1B

Published: Aug 2022

This standard defines the assumptions for the system management bus for next generation memory solutions; covering the interface protocol, use of hub devices, and voltages appropriate to these usages. Item 2260.56A.

Committee(s): JC-45

Free download. Registration or required.

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number.

Click here for website or account help.

For other inquiries related to standards & documents email Angie Steigleman.