Global Standards for the Microelectronics Industry
THERMAL TEST CHIP GUIDELINE (WIRE BOND AND FLIP CHIP)
JESD51-4A
Published: Jul 2019
The purpose of this document is to provide a design guideline for thermal test chips used for integrated circuit (IC) and transistor package thermal characterization and investigations. The intent of this guideline is to minimize the differences in data gathered due to nonstandard test chips and to provide a well-defined reference for thermal investigations.
A list of RAND License Assurance/Disclosure Forms is available to JEDEC members on the restricted Members' website. Non-members may obtain individual Assurance/Disclosure forms by requesting them from the JEDEC office.
Committee(s): JC-15
Free download. Registration or login required.