STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JESD47J.01

Published: Sep 2017

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

 

This is a minor editorial revision to JESD47J to correct the equation in 7.1.1, for details see Annex B.

Committee(s): JC-14.3

Available for purchase: $74.00 Add to Cart

To help cover the costs of producing standards, JEDEC is now charging for non-member access to selected standards and design files. Most of the content on this site remains free to download with registration. Paying JEDEC member companies enjoy free access to all content. Learn more and apply today.

Paying JEDEC Members may for free access.