Global Standards for the Microelectronics Industry
STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
This is a minor editorial revision to JESD47J to correct the equation in 7.1.1, for details see Annex B.
Available for purchase: $74.00 Add to Cart
Paying JEDEC Members may login for free access.