Package Warpage Measurement of Surface-Mount Integrated Circuits at Elevated Temperature

JESD22-B112C

Published: Nov 2023

This test method is to measure the deviation from uniform flatness of an integrated circuit package body for the range of thermal conditions experienced during the surface-mount soldering operation.

Committee(s): JC-14, JC-14.1

Free download. Registration or required.

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number. 

Click here for website or account help.

To report potential errors or make suggestions for improvement to a published JEDEC standard, please use this form.  JEDEC does not accept requests for implementation assistance or interpretation of documents. For other inquiries related to standards & documents email Angie Steigleman.