ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES:

JESD12-5

Published: Aug 1988

This standard is intended to provide circuit designers with the information needed to develop complex integrated circuits that can be reliably and economically tested without compromising flexibility.

A list of RAND License Assurance/Disclosure Forms is available to JEDEC members on the restricted Members' website. Non-members may obtain individual Assurance/Disclosure forms by requesting them from the JEDEC office.

Committee(s): JC-44

Free download. Registration or required.

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number. 

Click here for website or account help.

To report potential errors or make suggestions for improvement to a published JEDEC standard, please use this form.  JEDEC does not accept requests for implementation assistance or interpretation of documents. For other inquiries related to standards & documents email Angie Steigleman.