untestable circuit

A circuit that contains logic functions that cannot be tested because of the lack of controllability or observability.

References: 

JESD12-1B, 8/93
JESD99B, 5/07