test environment

The configuration of conductors and dielectrics used to bring test signals to the device under test in a consistent manner.

References: 

JEP123, 10/95