settling time to steady-state ramp (of a multiplying digital-to-analog converter) (ts(ramp))

The time interval between the instant a ramp in the reference voltage starts and the instant when the analog output value enters for the last time a specified error band about the final ramp in the output.

References: 

JESD99B, 5/07