settling time, reference (of a multiplying digital-to-analog converter) (tsr)

The time interval between the instant when a step change of the reference voltage occurs and the instant when the analog output enters for the last time a specified error band about its final value.

NOTE Specifications for the reference settling time are usually given for the highest allowed step change in reference voltage.

References: 

JESD99B, 5/07