read latency (for an SDRAM)

The number of clock cycles occurring between the registration of a read command and the active clock transition coincident with the availability of the first resultant output data.

References: 

JESD100-B, 12/99