multiple-cell upset (MCU)

A single event that induces several bits in an IC to fail at the same time.

NOTE The error bits are usually, but not always, physically adjacent.

References: 

JESD89A, 10/06