Global Standards for the Microelectronics Industry
cell compiler
A tool that automatically generates the physical layout to meet the specified parameters and that may generate a symbol and timing and functional models.
References:
JESD12-1B, 8/93
JESD99B, 5/07