



Global Standards for the Microelectronics Industry

Understanding The New Bit Error Rate DRAM Timing Specifications

Perry Keller
Program Lead
Digital Applications and Standards
Agilent Technologies

Server Memory Forum 2011




Agilent Technologies

Examining Memory Timing


- Data rates are 32x faster while AC timing spec structure is unchanged
- Memory timing specs based on increasingly risky assumptions
 - DQs using T_s/T_h or tDIPW assume perfect data capture if the spec is met
 - Clocks specify a total jitter constraint over a small number of cycles
- Random jitter now a significant part of the UI, has not been specified
 - Total jitter is underestimated as well
- Result → not enough timing margin to go around
 - Overly aggressive component specs → decreased yield
 - Reliance on “hidden” margin → System reliability at risk
 - Overly conservative designs → Later to market, more expensive
- A new set of assumptions and way to specify timings is needed

Traditional Data Transfer Spec

Assumes that meeting T_s/T_h , t_{DIPW}/t_{DIVW} , t_{DYNOFF} guarantees zero errors:




Can this be possible?



Why Is This A Problem?


At low speeds it's NOT a problem

R_j is a small enough fraction of UI that it can be ignored




N-Cycle Tj Works at Low Speeds

A small "guard band" -> stable system at lower speeds




The Reality Above 1 Gb/s

Current Tj specs are often violated over time




Why Is This A Problem?

Reliability margin in no longer "free"



How Big Is It?



Over 33ps of timing left on the table. That's 15-50% Ts+Th!
 Adding Dj components < 1E-4 BER will make it worse

What is Jedec Doing About It?

- Next generation DRAM specifications understand Rj and BER

- Specify tDQVW instead of Ts/Th
- tDQVW is at a specific BER
- Dual Dirac model can be used to extrapolate to any desired BER

GDDR5 Specification




Figure 36: Data Input Timings

Table 1 -- Key Jitter Characterization Parameters

Parameter	Symbol	Min	Max	Unit	Note
Number of half periods per Jitter Measurement	M_{jtr}	$1e^{-6}$			1
Number of half periods across which Cumulative Error is Measured with PLL Off	$N_{top-off}$	50			
Number of half periods across which Cumulative Error is Measured with PLL On	N_{top-on}				2
Bit Error Ratio	BER				3,4

1. A half period, in this context, is one half of one clock cycle.

2. Vendor specified value.

3. Vendor specified Bit Error Ratio.

4. Bit Error Ratio is the probability for a single bit to be received in error. It is recommended that this value not be less than $1e^{-12}$

Table 2 -- Maximum Allowable Clock Input Jitter for N-Cycle Half Period Jitter
tCK/tWCK = tbd GHz
Temp = tbd, VDD = tbd, VDDQ = tbd

N	RJ ^N RMS	TJ ^N
1		
2		
3		
4		
5		
...		
Ntop		

The Bottom Line

- While Bit Error Rate based timings are new to memory, they are well established in high speed digital standards
- GDDR5 and DDR4 will implement these concepts in the spec and/or measurement procedures for AC timing
- This will simplify system design, silicon characterization and qualification, and validation
- It's time to apply these concepts to your designs as well