

Contents

JEDEC Standard No. 21-C

Section	Release #	Page #
1 BACKGROUND	Release 1	Page 1 - 1
2 TERMS AND DEFINITIONS	Release 1	Page 2 - 1
2.1 Conventional Device Pin Names	Release 9r10	Page 2 - 2
2.2 Multiport DRAM Pin Names	Release 3	Page 2 - 5
2.3 Power Pin Names	Release 9	Page 2 - 6
2.4 Device Type Names	Release 9r11	Page 2 - 7
2.5 Miscellaneous Device Related Terms	Release 1	Page 2 - 9
2.6 Special Operational Cycles for MPDRAM	Release 1	Page 2 - 10
2.7 Package-Related Terms	Release 5	Page 2 - 12
2.8 Memory Card Pin Names	Release 3	Page 2 - 13
2.9 SRAM and SSRAM special Pin Names	Release 6r11	Page 2-14
2.10 SLD RAM SPECIAL PIN NAMES	Release 9	Page 2-15
3 MEMORY DEVICE STANDARDS	Release 1	Page 3 - 1
3.1 General Standards	Release 1	Page 3.1 - 1
3.1.1 Byte-wide	Release 1	Page 3.1 - 1
3.1.1.1 - 32K TO 256K BY 8 A/A MX FAMILY IN DIP	Release 1	Page 3.1 - 1
FIGURE 3.1-1, 32K TO 256K A/A MULTIPLEXED MEMORY IN DIP	Release 1	Page 3.1 - 2
3.2 Read Only Memory (ROM)	Release 1	Page 3.2-1
3.2.0 ROM General Standards	Release 5	Page 3.2-2
3.2.0.1 - Mask ROM Fast Address Mode Definition	Release 5	Page 3.2-2
3.2.1 ROM, Byte Wide	Release 1	Page 3.2.1-1
3.2.1.1 - 2K TO 8K BY 8 ROM FAMILY IN DIP, TYPE A	Release 1	Page 3.2.1-1
3.2.1.2 - 4K BY 8 ROM IN DIP, Type B	Release 1	Page 3.2.1-1
3.2.1.3 - 8K TO 128K BY 8 ROM FAMILY IN DIP,	Release 1	Page 3.2.1-1
3.2.1.4 - 2K TO 32K BY 8 ROM FAMILY IN RCC	Release 1	Page 3.2.1-1
3.2.1.5 - 32K TO 512K BY 8 ROM FAMILY IN SOJ,	Release 1	Page 3.2.1-1
3.2.1.6 - 128K TO 1M BY 8 ROM IN DIP,	Release 1	Page 3.2.1-1
3.2.1.7 - 64K TO 512K BY 9 ROM IN DIP,	Release 1	Page 3.2.1-1
3.2.1.8 - 2 TO 64 X 16K BY 8 PAGE SELECT ROM IN DIP,	Release 1	Page 3.2.1-1
3.2.1.9 - 512K and 1M BY 8 ROM IN QFP,	Release 2	Page 3.2.1-1
FIGURE 3.2.1-1, 2K TO 8K BY 8 ROM IN DIP, TYPES A & B	Release 1	Page 3.2.1-2
FIGURE 3.2.1-2, 8K TO 128K BY 8 ROM IN DIP	Release 1	Page 3.2.1-3
FIGURE 3.2.1-3, 2K TO 32K BY 8 ROM IN CC	Release 1	Page 3.2.1-4
FIGURE 3.2.1-4, 32K TO 512K BY 8 ROM IN SOJ	Release 1	Page 3.2.1-5
FIGURE 3.2.1-5, 128K TO 1M BY 8 ROM IN DIP	Release 1	Page 3.2.1-6
FIGURE 3.2.1-6, 64K TO 512K BY 9 ROM IN DIP	Release 1	Page 3.2.1-7
FIGURE 3.2.1-7, 2 TO 64 X 16K BY 8 PAGE SELECT	Release 1	Page 3.2.1-8
FIGURE 3.2.1-8, 512K AND 1M BY 8 ROM IN QFP	Release 2	Page 3.2.1-9
3.2.2 ROM, Word Wide	Release 1	Page 3.2.2-1
3.2.2.1 - 32K TO 256K BY 16 ROM IN DIP	Release 1	Page 3.2.2-3
3.2.2.2 - 32K TO 256K BY 16 ROM IN SCC	Release 1	Page 3.2.2-3
3.2.2.3 - 16K TO 256K BY 16 ADDRESS/DATA MX ROM IN DIP	Release 1	Page 3.2.2-3
3.2.2.4 - 16K TO 256K BY 16 ADDRESS/DATA MX ROM IN RCC	Release 1	Page 3.2.2-3
3.2.2.5 - 256K and 512K BY 16 ROM IN QFP	Release 2	Page 3.2.2-3
3.2.2.6 - 512K TO 128M BY 16 ROM IN DIP AND SOP	Release 6	Page 3.2.2-3
3.2.2.7 - 512K and 1M BY 16 ROM IN SCC	Release 3	Page 3.2.2-3

Release 18

JEDEC Standard No. 21-C

Section	Release #	Page #
FIGURE 3.2.2-1, 32K TO 256K BY 16 ROM IN DIP	Release 1	Page 3.2.2-5
FIGURE 3.2.2-2, 32K TO 256K BY 16 ROM IN CC	Release 1	Page 3.2.2-6
FIGURE 3.2.2-3, 16K TO 256K BY 16 AQ MX ROM IN DIP	Release 1	Page 3.2.2-7
FIGURE 3.2.2-4, 16K TO 256K BY 16 AQ MX ROM IN CC	Release 1	Page 3.2.2-8
FIGURE 3.2.2-5, 256K AND 512K BY 16 ROM IN QFP	Release 2	Page 3.2.2-9
FIGURE 3.2.2-6, 4M TO 128M BY 16 ROM IN DIP AND SOP	Release 2	Page 3.2.2-10
FIGURE 3.2.2-7, 512K & 1M BY 16 ROM IN SCC	Release 3	Page 3.2.2-11
FIGURE 3.2.2-8, 512K TO 2M BY 16 ROM IN DIP AND SOG	Release 6	Page 3.2.2-12
3.3 Programmable Read Only Memory (PROM)	Release 1	Page 3.3-1
3.3.1 PROM, Nibble Wide	Release 1	Page 3.3.1-1
3.3.1.1 - .25K & .5K BY 4 TTL PROM IN DIP	Release 1	Page 3.3.1-3
3.3.1.2 - .25K BY 4 ECL PROM IN DIP	Release 1	Page 3.3.1-3
3.3.1.3 - 1K & 2K BY 4 TTL PROM IN DIP	Release 1	Page 3.3.1-3
3.3.1.4 - 1K & 2K BY 4 TTL PROM IN SOP	Release 1	Page 3.3.1-3
3.3.1.5 - 4K TO 8K BY 4 TTL PROM IN DIP	Release 2	Page 3.3.1-3
3.3.1.6 - .25K TO 2K BY 4 TTL PROM FAMILY IN RCC	Release 1	Page 3.3.1-3
3.3.1.7 - 4K BY 4 TTL PROM, 4K BY 4 TTL RPPROM IN SCC	Release 1	Page 3.3.1-3
3.3.1.8 - 1K TO 8K TTL BY 4 PROM FAMILY IN RCC	Release 1	Page 3.3.1-3
3.3.1.9 - 1K TO 8K TTL BY 4 PROM FAMILY IN SCC	Release 1	Page 3.3.1-3
3.3.1.10 - 1K TO 4K BY 4 DPROM FAMILIES IN DIP & SCC	Release 1	Page 3.3.1-4
3.3.1.11 - 1K TO 16K BY 4 ECL PROM FAMILY IN DIP	Release 1	Page 3.3.1-4
FIGURE 3.3.1-1, .25K TO 2K BY 4 TTL PROM IN DIP	Release 1	Page 3.3.1-5
FIGURE 3.3.1-2, 256 BY 4 ECL PROM IN DIP	Release 1	Page 3.3.1-6
FIGURE 3.3.1-3, 1K & 2K BY 4 TTL PROM IN SOG	Release 1	Page 3.3.1-7
FIGURE 3.3.1-4, 4K AND 8K BY 4 TTL PROM IN DIP	Release 2	Page 3.3.1-8
FIGURE 3.3.1-5, .25K TO 4K BY 4 TTL PROM FAMILY IN CC	Release 1	Page 3.3.1-9
FIGURE 3.3.1-6, 1K TO 8K BY 4 TTL PROM IN RCC	Release 1	Page 3.3.1-10
FIGURE 3.3.1-7, 1K TO 8K BY 4 TTL PROM IN SCC	Release 1	Page 3.3.1-11
FIGURE 3.3.1-8, 1K TO 4K BY 4 TTL DPROM IN DIP	Release 1	Page 3.3.1-12
FIGURE 3.3.1-9, 1K TO 4K BY 4 DPROM IN CC	Release 1	Page 3.3.1-13
FIGURE 3.3.1-10, 1K TO 16K BY 4 ECL PROM IN DIP	Release 1	Page 3.3.1-14
3.3.2 PROM, Byte-wide	Release 1	Page 3.3.2-1
3.3.2.1 - 32 BY 8 TTL PROM IN DIP & SCC	Release 1	Page 3.3.2-3
3.3.2.2 - 32 BY 8 ECL PROM IN DIP & SCC	Release 1	Page 3.3.2-3
3.3.2.3 - .25K & .5K BY 8 TTL PROM IN DIP & SCC	Release 1	Page 3.3.2-3
3.3.2.4 - .25K TO 8K BY 8 TTL PROM FAMILY IN DIP	Release 1	Page 3.3.2-3
3.3.2.5 - .5K TO 4K BY 8 TTL LPROM FAMILY IN DIP	Release 1	Page 3.3.2-3
3.3.2.6 - .5K TO 4K BY 8 TTL RPPROM FAMILY IN DIP	Release 1	Page 3.3.2-3
3.3.2.7 - .5K TO 8K BY 8 TTL PROM FAMILIES IN RCC & SCC	Release 1	Page 3.3.2-3
3.3.2.8 - .5K TO 2K BY 8 TTL RPPROM FAMILY IN SCC	Release 1	Page 3.3.2-4
3.3.2.9 - 16K TO 64K BY 8 TTL PROM FAMILY IN DIP	Release 1	Page 3.3.2-4
3.3.2.10 - 512 BY 8 ECL RPPROM IN DIP & SCC	Release 2	Page 3.3.2-4
FIGURE 3.3.2-1, 32 BY 8 TTL & ECL PROM IN DIP	Release 1	Page 3.3.2-5
FIGURE 3.3.2-2, 32, 256, & 512 BY 8 TTL PROM IN CC, 32 BY 8 ECL PROM IN CC	Release 1	Page 3.3.2-6
FIGURE 3.3.2-3, 256 & 512 BY 8 TTL PROM IN DIP	Release 1	Page 3.3.2-7
FIGURE 3.3.2-4, .25K TO 8K BY 8 TTL PROM IN DIP	Release 1	Page 3.3.2-8
FIGURE 3.3.2-5, .5K TO 4K BY 8 TTL LPROM IN DIP	Release 1	Page 3.3.2-9
FIGURE 3.3.2-6, .5K TO 4K BY 8 TTL RPPROM IN DIP	Release 1	Page 3.3.2-10
FIGURE 3.3.2-7, .5K TO 8K BY 8 TTL PROM IN SCC	Release 1	Page 3.3.2-11
FIGURE 3.3.2-8, .5K TO 8K BY 8 TTL PROM IN RCC	Release 1	Page 3.3.2-12
FIGURE 3.3.2-9, .5K TO 2K BY 8 RPPROM IN CC	Release 1	Page 3.3.2-13

Section	Release #	Page #
FIGURE 3.3.2-10, 16K TO 64K BY 8 TTL PROM IN DIP	Release 1	Page 3.3.2-14
FIGURE 3.3.2-11, 512 BY 8 10K & 100K ECL RPPROM IN DIP AND SCC	Release 2	Page 3.3.2-15
3.3.3 PROM, Word Wide	Release 1	Page 3.3.3-1
3.3.3.1 - 32 AND 64 BY 16 PROM IN DIP AND SCC	Release 1	Page 3.3.3-3
FIGURE 3.3.3-1, 32 AND 64 BY 16 TTL PROM IN DIP	Release 1	Page 3.3.3-5
FIGURE 3.3.3-2, 32 AND 64 BY 16 TTL PROM IN CC	Release 1	Page 3.3.3-6
3.3.4 PROM Package Conversion	Release 1	Page 3.3.4-1
3.3.4.1 - PROM DIP TO SO CONVERSION, 16, 18, 20, 24 DIP	Release 1	Page 3.3.4-1
FIGURE 3.3.4-1, 1K AND 2K TTL PROM 18 DIP TO 20 SO CONVERSION	Release 1	Page 3.3.4-3
3.4 Erasable Programmable Read Only Memory (EPROM)	Release 1	Page 3.4-1
3.4.1 EPROM, Byte Wide	Release 1	Page 3.4.1-1
3.4.1.1 - 4K BY 8 EPROM IN DIP, TYPE A	Release 1	Page 3.4.1-3
3.4.1.2 - 4K AND 8K BY 8 EPROM IN DIP,	Release 1	Page 3.4.1-3
3.4.1.3 - 8K TO 64K BY 8 EPROM FAMILY IN DIP,	Release 1	Page 3.4.1-3
3.4.1.4 - 2K TO 512K BY 8 EPROM FAMILY IN RCC	Release 1	Page 3.4.1-3
3.4.1.5 - 32K TO 512K BY 8 EPROM FAMILY IN SOJ,	Release 1	Page 3.4.1-3
3.4.1.6 - 128K TO 1M BY 8 EPROM FAMILY IN DIP,	Release 1	Page 3.4.1-3
3.4.1.7 - 64K TO 512K BY 9 EPROM FAMILY IN DIP,	Release 1	Page 3.4.1-3
3.4.1.8 - 2 TO 64 X 16K BY 8 PAGE SELECT EPROM FAMILY IN DIP, ..	Release 1	Page 3.4.1-3
3.4.1.9 - 128K TO 512K BY 8 EPROM FAMILY IN TSOP-1,	Release 4	Page 3.4.1-3
FIGURE 3.4.1-1, 4K AND 8K BY 8 EPROM IN DIP, TYPES A & B	Release 1	Page 3.4.1-5
FIGURE 3.4.1-2, 8K TO 64K BY 8 EPROM IN DIP	Release 1	Page 3.4.1-6
FIGURE 3.4.1-3, 2K TO 512K BY 8 EPROM IN CC	Release 1	Page 3.4.1-7
FIGURE 3.4.1-4, 32K TO 512K BY 8 EPROM IN SOJ	Release 1	Page 3.4.1-8
FIGURE 3.4.1-5, 128K TO 1M BY 8 EPROM IN DIP	Release 1	Page 3.4.1-9
FIGURE 3.4.1-6, 64K TO 512K BY 9 EPROM IN DIP	Release 1	Page 3.4.1-10
FIGURE 3.4.1-7, 2 TO 64 X 16K BY 8 PAGE SELECT EPROM IN DIP	Release 1	Page 3.4.1-11
FIGURE 3.4.1-8, 128K TO 512K BY 8 EPROM IN TSOP-1	Release 4	Page 3.4.1-12
3.4.2 EPROM, Word Wide	Release 1	Page 3.4.2-1
3.4.2.1 - 32K TO 256K BY 16 EPROM IN DIP	Release 1	Page 3.4.2-3
3.4.2.2 - 32K TO 256K BY 16 EPROM IN SCC	Release 1	Page 3.4.2-3
3.4.2.3 - 16K TO 256K BY 16 ADDRESS/DATA MX EPROM IN DIP	Release 1	Page 3.4.2-3
3.4.2.4 - 16K TO 256K BY 16 ADDRESS/DATA MX EPROM IN RCC	Release 1	Page 3.4.2-3
3.4.2.5 - 512K TO 128M BY 16 EPROM or OTP IN DIP AND SOP	Release 6	Page 3.4.2-3
3.4.2.6 - 512K and 1M BY 16 EPROM IN SCC	Release 3	Page 3.4.2-3
3.4.2.7 - 64K TO 256K BY 16 EPROM IN TSOP-1	Release 4	Page 3.4.2-3
FIGURE 3.4.2-1, 32K TO 256K BY 16 EPROM IN DIP	Release 1	Page 3.4.2-5
FIGURE 3.4.2-2, 32K TO 256K BY 16 EPROM IN SCC	Release 1	Page 3.4.2-6
FIGURE 3.4.2-3, 16K TO 256K BY 16 ADDRESS/DATA MX EPROM IN DIP	Release 1	Page 3.4.2-7
FIGURE 3.4.2-4, 16K TO 256K BY 16 ADDRESS/DATA MX EPROM IN RCC	Release 1	Page 3.4.2-8
FIGURE 3.4.2-5, 4M TO 128M BY 16 EPROM OR OTP IN DIP AND SOP	Release 1	Page 3.4.2-9
FIGURE 3.4.2-6, 512K & 1M BY 16 EPROM IN CC	Release 3	Page 3.4.2-10
FIGURE 3.4.2-7, 64K BY 256K BY 16 EPROM IN TSOP-1	Release 4	Page 3.4.2-11
FIGURE 3.4.2-8, 512K TO 2M BY 16 EPROM IN DIP AND SOG	Release 6	Page 3.4.2-12
3.5 Electrically Erasable Programmable Read Only Memory (EEPROM) ..	Release 1	Page 3.5-1
3.5.1 EEPROM, Byte Wide	Release 1	Page 3.5.1-1
3.5.1.1 - .5K TO 2K BY 8 EEPROM FAMILY IN DIP	Release 1	Page 3.5.1-2
3.5.1.2 - 2K & 4K BY 8 EEPROM IN RCC	Release 1	Page 3.5.1-2
3.5.1.3 - 1K TO 32K BY 8 EEPROM FAMILY IN DIP	Release 1	Page 3.5.1-2
3.5.1.4 - .5K TO 32K BY 8 EEPROM FAMILY IN RCC	Release 1	Page 3.5.1-2

JEDEC Standard No. 21-C

Section	Release #	Page #
3.5.1.5 - 32K TO 256K BY 8 EEPROM FAMILY IN SOJ,	Release 1	Page 3.5.1-2
3.5.1.6 - 32K TO 512K BY 8 EEPROM FAMILY IN DIP,	Release 1	Page 3.5.1-2
3.5.1.7 - 32K TO 256K BY 8 EEPROM FAMILY IN RCC,	Release 1	Page 3.5.1-2
3.5.1.8 - 32K TO 256K BY 9 EEPROM FAMILY IN DIP,	Release 1	Page 3.5.1-2
3.5.1.9 - 128K TO 1M BY 8 EEPROM FAMILY IN SCC,	Release 1	Page 3.5.1-2
3.5.1.10 - 32K TO 256K BY 8 EEPROM FAMILY IN TSOP1	Release 2	Page 3.5.1-3
3.5.1.11 - EXTENDED FEATURE SET FOR 256K BIT EEPROM	Release 2	Page 3.5.1-3
3.5.1.12 - OPTIONAL COMMAND SET FOR DUAL-SUPPLY EEPROM ..	Release 3	Page 3.5.1-3
3.5.1.13 - 512K BY 8 DUAL-SUPPLY EEPROM IN RCC	Release 5	Page 3.5.1-3
3.5.1.14 - 128K to 512K BY 8 SINGLE-SUPPLY EEPROM FAMILY IN DIP, RCC, & TSOP1	Release 5	Page 3.5.1-3
3.5.1.15 - 256K, 512K, & 1M BY 8 DUAL-SUPPLY EEPROM IN TSOP1 ..	Release 6	Page 3.5.1-4
3.5.1.16 - 1M TO 8M BY 8 SINGLE-SUPPLY EEPROM FAMILY IN TSOP1	Release 5	Page 3.5.1-4
3.5.1.17 - 8K BY 256B OR 264B SERIAL ACCESS EEPROM IN TSOP2	Release 6	Page 3.5.1-4
3.5.1.18 - 1M, 2M BU 8 SINGLE OR DUAL SUPPLY EEPROM IN PSOP2	Release 7	Page 3.5.1-4
3.5.1.19 - 4Mb TO 32Mb DENSITY BY 8 Dual Supply Flash EEPROM in 8 X 5 GRID Micro BGA Package	Release 9 ...	Page 3.5.1-4
3.5.1.20 - 2K BIT SERIAL, SINGLE SUPPLY EEPROM IN 8 PIN SOG ..	Release 9 ...	Page 3.5.1-4
3.5.1.21 - 2-WIRE EEPROM IN SMALL FOOTPRINT PACKAGE	Release 14 ...	Page 3.5.1-4
FIGURE 3.5.1-1, .5K TO 2K BY 8 EEPROM IN DIP	Release 1	Page 3.5.1-5
FIGURE 3.5.1-2, 2K & 4K BY 8 EEPROM IN RCC	Release 1	Page 3.5.1-6
FIGURE 3.5.1-3, 1K TO 32K BY 8 EEPROM FAMILY IN DIP	Release 1	Page 3.5.1-7
FIGURE 3.5.1-4, .5K TO 32K BY 8 EEPROM FAMILY IN RCC	Release 1	Page 3.5.1-8
FIGURE 3.5.1-5, 32K TO 256K BY 8 EEPROM FAMILY IN SOJ	Release 1	Page 3.5.1-9
FIGURE 3.5.1-6, 32K TO 512K BY 8 EEPROM FAMILY IN DIP	Release 1	Page 3.5.1-10
FIGURE 3.5.1-7, 32K TO 256K BY 8 EEPROM FAMILY IN RCC	Release 1	Page 3.5.1-11
FIGURE 3.5.1-8, 32K TO 256K BY 9 EEPROM FAMILY IN DIP	Release 1	Page 3.5.1-12
FIGURE 3.5.1-9, 128K TO 1M BY 8 EEPROM FAMILY IN SCC	Release 1	Page 3.5.1-13
FIGURE 3.5.1-10, 32K TO 256K BY 8 EEPROM FAMILY IN TSOP1	Release 2	Page 3.5.1-14
ADDENDUM 1, 32K X 8 BIT EEPROM EXTENDED FEATURE STANDARD	Release 2	Page 3.5.1-15
FIGURE 3.5.1-11, DUAL SUPPLY EEPROM COMMAND SET	Release 3	Page 3.5.1-23
FIGURE 3.5.1-12, 512K BY 8 DUAL-SUPPLY EEPROM IN RCC	Release 5	Page 3.5.1-24
FIGURE 3.5.1-13, 128K to 512K SINGLE-SUPPLY EEPROM FAMILY IN DIP	Release 5	Page 3.5.1-25
FIGURE 3.5.1-14, 128K to 512K SINGLE-SUPPLY EEPROM FAMILY IN RCC	Release 5	Page 3.5.1-26
FIGURE 3.5.1-15, 128K to 512K SINGLE-SUPPLY EEPROM FAMILY IN TSOP1	Release 5	Page 3.5.1-27
FIGURE 3.5.1-16, 1M BY 8 DUAL-SUPPLY EEPROM IN TSOP1	Release 5	Page 3.5.1-28
FIGURE 3.5.1-17, 1M TO 8M SINGLE-SUPPLY EEPROM FAMILY IN TSOP1	Release 5	Page 3.5.1-29
FIGURE 3.5.1-18, 256K & 512K BY 8 DUAL-SUPPLY EEPROM IN TSOP1	Release 6	Page 3.5.1-30
FIGURE 3.5.1-19 A⇒C 8K BY 256B OR 264B SERIAL ACCESS EEPROM IN TSOP2	Release 6 ..	Page 3.5.1-31⇒33
FIGURE 3.5.1-20, 1M, 2M BU 8 SINGLE OR DUAL SUPPLY EEPROM IN PSOP1 ...	Release 7	Page 3.5.1-34
FIGURE 3.5.1-512K TO 4096K X 8 Dual Supply Flash EEPROM IN 8 X 5 GRID Micro BGA Package	Release 9	Page 3.5.1-35
FIGURE 3.5.1-22 2K BIT SERIAL, SINGLE SUPPLY EEPROM IN 8 PIN SOG	Release 9	Page 3.5.1-36
FIGURE 3.5.1-23 2-WIRE EEPROM, MLP 2X3 MM PINOUT	Release 14	Page 3.5.1-37
3.5.2 EEPROM, Word Wide	Release 1	Page 3.5.2-1
3.5.2.1 - 4K TO 32K BY 16 EEPROM IN DIP	Release 1	Page 3.5.2-2
3.5.2.2 - 4K TO 256K BY 16 EEPROM IN SCC	Release 1	Page 3.5.2-2
3.5.2.3 - 256K TO 128M BY 16 EEPROM IN DIP AND SOG	Release 6	Page 3.5.2-2
3.5.2.4 - 1M TO 4M BY 16 DS EEPROM IN SSOP	Release 6	Page 3.5.2-2
3.5.2.5 - 1M TO 4M DENSITY, BY 8 OR 16 EEPROM IN PSOP	Release 7	Page 3.5.2-2
3.5.2.6 - 1M TO 32M DENSITY, BY 8 OR 16 EEPROM IN TSOP1	Release 7	Page 3.5.2-2
3.5.2.7 - 4Mb TO 32Mb DENSITY BY 8 & 16 Dual Supply Flash EEPROM in 8 X 6 GRID Micro BGA Package	Release 9	Page 3.5.2-2

Section	Release #	Page #
3.5.2.8 – 16Mb TO 64Mb DENSITY BY 8 & 16, Dual supply Flash EEPROM in 8 X 9 GRID Micro BGA Package	Release 9	Page 3.5.2-3
3.5.2.9 – 8Mb TO 128Mb Density FEEPROM/SRAM in BGA	Release 10	Page 3.5.2-3
3.5.2.10 – 4M TO 64M BY 16 FEEPROM IN TSOP1	Release 11	Page 3.5.2-3
3.5.2.11 – 2M TO 64M BY 16 FEEPROM IN FBGA	Release 11	Page 3.5.2-3
3.5.2.12 – 4M, 8M, & 16M BY 16 FEEPROM with SDRAM Interface	Release 11	Page 3.5.2-3
3.5.2.13 – 128Mb TO 4Gb Density FEEPROM, User Selectable as X8 OR X16 in SSOP	Release 11	Page 3.5.2-4
3.5.2.14 – SINGLE-SUPPLY 16Mb AND 32Mb (x16/x32) FEEPROM IN 80-PIN PQFP	Release 12	Page 3.5.2-4
3.5.2.15 – 128Mb TO 1Gb (x8/x16) FEEPROM IN 64-BALL LBGA	Release 14	Page 3.5.2-4
3.5.2.16 – 28Mb TO 1Gb (x8/x16) FEEPROM IN 64-BALL LBGA	Release 14	Page 3.5.2-4
3.5.2.17 – 16Mb TO 512Mb (x8/x16) FEEPROM IN 52-PIN TSOP II	Release 14	Page 3.5.2-4
3.5.2.18 – 16Mb to 512Mb (x16) Synchronous 1.8V/3.0V FEEPROM in 56-Pin TSOP I	Release 16	Page 3.5.2-5
3.5.2.19 – 16Mb TO 1Gb (x16) Synchronous 1.8V/3.0 VFEEPROM IN 64-Ball LFBGA	Release 16	Page 3.5.2-5
FIGURE 3.5.2-1, 4K TO 32K BY 16 EEPROM FAMILY IN DIP	Release 1	Page 3.5.2-6
FIGURE 3.5.2-2, 4K TO 256K BY 16 EEPROM FAMILY IN SCC	Release 1	Page 3.5.2-7
FIGURE 3.5.2-3, 4M TO 128M BY 16 EEPROM FAMILY IN DIP AND SOG	Release 2	Page 3.5.2-8
FIGURE 3.5.2-4, 256K TO 2M BY 16 EEPROM FAMILY IN DIP AND SOG	Release 6	Page 3.5.2-9
FIGURE 3.5.2-5, 1M TO 4M BY 16 DS EEPROM IN SSOP	Release 6	Page 3.5.2-10
FIGURE 3.5.2-6, 1M TO 4M DENSITY BY 8 OR 16 FEEPROM IN PSOP	Release 7	Page 3.5.2-11
FIGURE 3.5.2-7, 1M TO 32M DENSITY BY 8 OR 16 FEEPROM IN PSOP	Release 7	Page 3.5.2-12
FIGURE 3.5.2-8, 512K TO 2048K X 8, 256K TO 2048K X 16, Dual Supply Flash EEPROM IN 8 X 6 GRID Micro BGA Package	Release 9	Page 3.5.2-13
FIGURE 3.5.2-9, 2048K & 8192K X 8, 1024K & 4096K X 16, Dual supply Flash EEPROM IN 8 X 9 GRID Micro BGA Package	Release 9	Page 3.5.2-14
FIGURE 3.5.2-10, FEEPROM/SRAM Mixed Technology, Multi Chip Device	Release 10/11	Page 3.5.2-15⇒20
FIGURE 3.5.2-11, 4M TO 64M BY 16 FEEPROM IN TSOP1	Release 11	Page 3.5.2-21
FIGURE 3.5.2-12, 32Mb TO 1Gb Density BY 16 FEEPROM IN BGA	Release 11	Page 3.5.2-22
FIGURE 3.5.2-13, 4M TO 16M BY 16 FEEPROM With SDRAM Interface In TSOP2	Release 11	Page 3.5.2-23
FIGURE 3.5.2-14, 4M TO 16M BY 16 FEEPROM With SDRAM Interface in FBGA	Release 11	Page 3.5.2-24
FIGURE 3.5.2-15, 128Mb TO 4Gb FEEPROM, user selectable as X8 or X16 in SSOP	Release 11	Page 3.5.2-25
FIGURE 3.5.2-16, SINGLE-SUPPLY 16Mb AND 32Mb (x16/x32) FEEPROM IN 80-PIN PQFP	Release 12	Page 3.5.2-26
FIGURE 3.5.2-17, 128Mb TO 1Gb (x8/x16) FEEPROM IN 64-BALL LBGA	Release 14	Page 3.5.2-27
FIGURE 3.5.2-18, 128Mb TO 1Gb (x8/x16) FEEPROM IN 64-BALL TFBGA	Release 14	Page 3.5.2-28
FIGURE 3.5.2-19, 16Mb TO 256Mb (x8/x16) FEEPROM IN 56-PIN TSOP II	Release 14	Page 3.5.2-29
FIGURE 3.5.2-20, 16Mb to 512Mb (x16) Synchronous 1.8V/3.0V FEEPROM in 56-Pin TSOP I	Release 16	Page 3.5.2-31
FIGURE 3.5.2-21, 16Mb TO 1Gb (x16) Synchronous 1.8V/3.0 VFEEPROM IN 64-Ball LFBGA	Release 16	Page 3.5.2-28
3.5.3 EEPROM EXTENDED FEATURES	Release 1	Page 3.5.3-1
3.5.3.1 – EXTENDED FEATURE SET FOR 256Kb EEPROM	Release 1	Page 3.5.3-3
3.5.3.2 – DUAL SUPPLY EEPROM COMMAND SET	Release 7	Page 3.5.3-13
3.5.3.3 – SINGLE SUPPLY EEPROM COMMAND CODES	Release 7	Page 3.5.3-14
3.5.3.4 – EEPROM TOGGLE BIT FEATURE	Release 7	Page 3.5.3-15
3.5.3.5 – SYNCHRONOUS DRAM INTERFACE EEPROM (FLASH) IN 86-PIN TSOP-2 AND 90-BALL FBGA	Release 12	Page 3.5.3-16
3.5.3.6 – EEPROM with Two SPD Software Write Protect Methods	Release 14	Page 3.5.3-19
3.6 Non volatile Random Access Memory (NVRAM)	Release 1	Page 3.6-1
3.6.1 NVRAM, Nibble Wide	Release 1	Page 3.6-3
3.6.1.1 – .25K & 1K BY 4 NVRAM IN DIP	Release 1	Page 3.6-3
3.6.2 NVRAM, BYTE WIDE	Release 1	Page 3.6-3
3.6.2.1 – .5K, 1K BY 8 NVRAM IN DIP	Release 1	Page 3.6-3

Section	Release #	Page #
3.6.2.2 - .5K & 1K BY 8 NVRAM IN RCC	Release 1	Page 3.6-3
3.6.2.3 - .5K TO 16K BY 8 NVRAM FAMILY IN DIP	Release 1	Page 3.6-3
3.6.2.4 - .5K TO 16K BY 8 NVRAM FAMILY IN RCC	Release 1	Page 3.6-3
3.6.2.5 - 32K TO 256K BY 8 NVRAM FAMILY IN SOJ,	Release 1	Page 3.6-3
3.6.2.6 - 32K TO 256K BY 8 NVRAM FAMILY IN DIP,	Release 1	Page 3.6-3
3.6.2.7 - 16K TO 128K BY 9 NVRAM FAMILY IN DIP,	Release 1	Page 3.6-3
FIGURE 3.6-1, .25K & 1K BY 4 NVRAM IN DIP	Release 1	Page 3.6-5
FIGURE 3.6-2, .5K & 1K BY 8 NVRAM IN DIP	Release 1	Page 3.6-6
FIGURE 3.6-3, .5K & 1K BY 8 NVRAM IN RCC	Release 1	Page 3.6-7
FIGURE 3.6-4, .5K TO 16K BY 8 NVRAM FAMILY IN DIP	Release 1	Page 3.6-8
FIGURE 3.6-5, .5K TO 16K BY 8 NVRAM FAMILY IN RCC	Release 1	Page 3.6-9
FIGURE 3.6-6, 32K TO 256K BY 8 NVRAM FAMILY IN SOJ	Release 1	Page 3.6-10
FIGURE 3.6-7, 32K TO 256K NY 8 NVRAM FAMILY IN DIP	Release 1	Page 3.6-11
FIGURE 3.6-8, 16K TO 128K BY 9 NVRAM FAMILY IN DIP	Release 1	Page 3.6-12
3.6.3 LPDDR NVRAM,	Release 18	Page 3.6.3-1
3.7 Static Random Access Memory (SRAM)	Release 1	Page 3.7-1
3.7.1 - JTAG Extension to Revolutionary Pinout SRAM Devices	Release 4	Page 3.7-1
FIGURE 3.7-1, JTAG ADDITION TO REVOLUTIONARY PINOUT SRAM	Release 4	Page 3.7-3
FIGURE 3.7-2, State Diagram for Pipelined-Burst SRAM	Release 7	Page 3.7-4
3.7.1 Bit Wide TTL SRAM	Release 1	Page 3.7.1-1
3.7.1.1 - .25K & 1K BY 1 TTL SRAM IN DIP	Release 1	Page 3.7.1-3
3.7.1.2 - .25K & 1K BY 1 TTL SRAM IN SCC	Release 1	Page 3.7.1-3
3.7.1.3 - 4K TO 2M BY 1 TTL SRAM FAMILY IN DIP	Release 1	Page 3.7.1-3
3.7.1.4 - 16K BY 1 TTL SRAM IN RCC	Release 1	Page 3.7.1-3
3.7.1.5 - 64K BY 1 TTL SRAM IN RCC	Release 1	Page 3.7.1-3
3.7.1.6 - 16K TO 2M BY 1 TTL SRAM IN SOJ	Release 5	Page 3.7.1-3
3.7.1.7 - 256K TO 16M BY 1 TTL SRAM AND 4M BY 1 SSRAM IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.1-3
3.7.1.8 - 256K BY 1 TTL SRAM IN RCC	Release 1	Page 3.7.1-3
3.7.1.9 - 4M AND 16M SRAM, CONFIGURABLE TO X1 OR X4 IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.1-3
FIGURE 3.7.1-1, 0.25K & 1K BY 1 TTL SRAM IN DIP	Release 1	Page 3.7.1-5
FIGURE 3.7.1-2, 0.25K & 1K BY 1 TTL SRAM IN SCC	Release 1	Page 3.7.1-6
FIGURE 3.7.1-3, 4K TO 2M BY 1 TTL SRAM FAMILY IN DIP	Release 1	Page 3.7.1-7
FIGURE 3.7.1-4, 16K BY 1 TTL SRAM IN RCC	Release 1	Page 3.7.1-8
FIGURE 3.7.1-5, 64K BY 1 TTL SRAM IN RCC	Release 1	Page 3.7.1-9
FIGURE 3.7.1-6, 16K TO 2M BY 1 TTL SRAM IN SOJ AND TSOP-2	Release 5	Page 3.7.1-10
FIGURE 3.7.1-7, 256K TO 16M BY 1 TTL SRAM AND SSRAM FAMILY IN DIP, TSOP2, AND SOJ	Release 4	Page 3.7.1-11
FIGURE 3.7.1-8, 256K BY 1 TTL SRAM IN RCC	Release 1	Page 3.7.1-12
FIGURE 3.7.1-9, 4M AND 16M CONFIGURABLE SRAM IN DIP, TSOP2, AND SOJ	Release 4	Page 3.7.1-13
3.7.2 Bit Wide ECL SRAM	Release 1	Page 3.7.2-1
3.7.2.1 - 1K TO 256K BY 1 ECL SRAM FAMILY IN DIP	Release 1	Page 3.7.2-3
3.7.2.2 - 256K TO 16M BY 1 ECL SRAM AND 4M BY 1 SSRAM IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.2-3
3.7.2.3 - 64K AND 256K BY 1 ECL SRAM IN FLATPACK	Release 2	Page 3.7.2-3
3.7.2.4 - 256K TO 16M BY 1 ECL SSRAM FAMILY IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.2-3
FIGURE 3.7.2-1, 1K TO 256K BY 1 ECL SRAM FAMILY IN DIP	Release 1	Page 3.7.2-5
FIGURE 3.7.2-2, 256K TO 16M BY 1 ECL SRAM AND SSRAM FAMILY IN DIP, TSOP2, & SOJ	Release 4	Page 3.7.2-6
FIGURE 3.7.2-3, 64K AND 256K BY 1 ECL SRAM IN FP	Release 2	Page 3.7.2-7

Section	Release #	Page #
FIGURE 3.7.2-4, 256K TO 16M BY 1 ECL SSRAM FAMILY IN DIP, TSOP2, & SOJ . . .	Release 4	Page 3.7.2-8
3.7.3 Nibble Wide TTL SRAM	Release 1	Page 3.7.3-1
3.7.3.1 - 16 BY 4, INVERTING AND NON INVERTING TTL SRAM IN DIP & SCC	Release 1	Page 3.7.3-3
3.7.3.2 - .25K BY 4 TTL SRAM IN DIP & RCC	Release 1	Page 3.7.3-3
3.7.3.3 - 256 BY 4 TTL SRAM WITH G IN SCC	Release 1	Page 3.7.3-3
3.7.3.4 - 4K TO 64K BY 4 TTL SRAM WITHOUT G FAMILY IN DIP	Release 1	Page 3.7.3-3
3.7.3.5 - 4K BY 4 TTL SRAM IN RCC	Release 1	Page 3.7.3-3
3.7.3.6 - 4K TO 1M BY 4 TTL SRAM WITH G FAMILY IN DIP	Release 1	Page 3.7.3-3
3.7.3.7 - 16K TO 256K BY 4 TTL SRAM WITH AND WITHOUT G FAMILY IN RCC	Release 1	Page 3.7.3-3
3.7.3.8 - 16K & 64K BY 4 TTL SRAM IN RCC	Release 1	Page 3.7.3-3
3.7.3.9 - 4K TO 1M BY 4 TTL SRAM WITH AND WITHOUT G FAMILY IN SOJ AND TSOP-2	Release 5	Page 3.7.3-4
3.7.3.10 - 64K TO 4M BY 4 TTL SRAM IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.3-4
3.7.3.11 - 64K TO 4M BY 4 TTL SRAM WITH SEPARATE DATA I/O IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.3-4
3.7.3.12 - 64K TO 4M BY 4 SYNCHRONOUS SRAM (SSRAM) IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.3-4
3.7.3.13 - 4K AND 16K BY 4 CACHE TAG SRAM IN DIP AND SOJ	Release 1	Page 3.7.3-4
3.7.3.14 - 4M AND 16M SRAM, CONFIGURABLE TO X1 OR X4 IN DIP AND SOJ	Release 1	Page 3.7.3-4
FIGURE 3.7.3-1, 16 BY 4 INVERTING AND NON-INVERTING TTL SRAM IN DIP . . .	Release 1	Page 3.7.3-5
FIGURE 3.7.3-2, 16 BY 4 INVERTING AND NON-INVERTING TTL SRAM IN SCC . . .	Release 1	Page 3.7.3-6
FIGURE 3.7.3-3, 256 BY 4 TTL SRAM IN DIP	Release 1	Page 3.7.3-7
FIGURE 3.7.3-4, 256 BY 4 TTL SRAM IN RCC	Release 1	Page 3.7.3-8
FIGURE 3.7.3-5, 256 BY 4 TTL SRAM IN SCC	Release 1	Page 3.7.3-9
FIGURE 3.7.3-6, 4K TO 64K BY 4 TTL SRAM FAMILY WITHOUT G IN DIP	Release 1	Page 3.7.3-10
FIGURE 3.7.3-7, 4K BY 4 TTL SRAM IN RCC	Release 1	Page 3.7.3-11
FIGURE 3.7.3-8, 4K TO 256K BY 4 TTL SRAM FAMILY WITH G IN DIP	Release 1	Page 3.7.3-12
FIGURE 3.7.3-9, 16K TO 256K BY 4 TTL SRAM FAMILY IN RCC	Release 1	Page 3.7.3-13
FIGURE 3.7.3-10, 16K & 64K BY 4 TTL SRAM IN RCC	Release 1	Page 3.7.3-14
FIGURE 3.7.3-11, 4K TO 1M BY 4 TTL SRAM WITH AND W/O G IN SOJ AND TSOP-2	Release 1	Page 3.7.3-15
FIGURE 3.7.3-12, 64K TO 4M BY 4 TTL SRAM FAMILY IN DIP, TSOP2, AND SOJ . . .	Release 4	Page 3.7.3-16
FIGURE 3.7.3-13, 64K TO 4M BY 4 TTL SRAM FAMILY WITH SEPARATE DATA I/O IN DIP, TSOP2, AND SOJ	Release 4	Page 3.7.3-17
FIGURE 3.7.3-14, 64K TO 4M BY 4 SYNCHRONOUS SRAM (SSRAM) FAMILY IN DIP,SOJ,AND TSOP-2	Release 4	Page 3.7.3-18
FIGURE 3.7.3-15, 4K AND 16K BY 4 CACHE TAG SRAM IN DIP AND SOJ	Release 1	Page 3.7.3-19
3.7.4 Nibble Wide ECL SRAM	Release 1	Page 3.7.4-1
3.7.4.1 - .25K AND 1K BY 4, 100K ECL SRAM IN DIP AND SFP	Release 1	Page 3.7.4-3
3.7.4.2 - 1K TO 16K BY 4, 10K & 100K ECL SRAM IN DIP	Release 1	Page 3.7.4-3
3.7.4.3 - .25K TO 16K BY 4, 10K & 100K ECL SRAM FAMILY IN DIP	Release 1	Page 3.7.4-3
3.7.4.4 - 16K BY 4,10K & 100K ECL SSRAM IN DIP	Release 1	Page 3.7.4-3
3.7.4.5 - 64K TO 4M BY 4 ECL SRAM IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-3
3.7.4.6 - 64K TO 4M BY 4 ECL SRAM WITH SEPARATE DATA I/O IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-3
3.7.4.7 - 64K TO 4M BY 4 ECL SYNCHRONOUS SRAM (SSRAM) IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-4
3.7.4.8 - 64K BY 4 ECL SRAM IN FP	Release 2	Page 3.7.4-4
3.7.4.9 - 256K BY 4/512K BY 2 RECONFIGURABLE SRAM IN DIP & SOJ	Release 2	Page 3.7.4-4
3.7.4.10 - 64K TO 4M BY 4 SRAM FAMILY IN DIP AND SOJ IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-4

JEDEC Standard No. 21-C

Section	Release #	Page #
3.7.4.11 – 64K TO 4M BY 4 SSRAM FAMILY IN SIP AND SOJ IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-4
3.7.4.12 – 64K TO 4M BY 4 SSRAM FAMILY IN SIP AND SOJ IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-4
FIGURE 3.7.4-1, 256 BY 4, 100K ECL SRAM IN DIP, 1K TO 16K BY 4, 10K & 100K ECL SRAM IN DIP	Release 1	Page 3.7.4-5
FIGURE 3.7.4-2, 256 & 1K BY 4, 100K ECL SRAM IN SFP	Release 1	Page 3.7.4-6
FIGURE 3.7.4-4, 0.25K TO 16K BY 4, 10K & 100K ECL SRAM FAMILY IN DIP	Release 1	Page 3.7.4-7
FIGURE 3.7.4-5, 16K BY 4, 10K & 100K ECL SSRAM IN DIP	Release 1	Page 3.7.4-8
FIGURE 3.7.4-6, 64K TO 4M BY 4 ECL SRAM FAMILY IN DIP, SOJ, AND TSOP-2 ...	Release 4	Page 3.7.4-9
FIGURE 3.7.4-7, 64K TO 4M BY 4 ECL SRAM WITH SEPARATE I/O FAMILY IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-10
FIGURE 3.7.4-8, 64K TO 4M BY 4 ECL SSRAM FAMILY IN DIP, SOJ, AND TSOP-2 ..	Release 4	Page 3.7.4-11
FIGURE 3.7.4-9, 64K BY 4 ECL SRAM IN FP	Release 2	Page 3.7.4-12
FIGURE 3.7.4-10, 256K BY 4 or 512K BY 2 CONFIGURABLE ECL SRAM IN DIP AND SOJ	Release 2	Page 3.7.4-13
FIGURE 3.7.4-11, 64K TO 4M BY 4 BIT SELECTABLE ECL SRAM FAMILY IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-14
FIGURE 3.7.4-12, 64K TO 4M BY 4 ECL SSRAM FAMILY IN DIP, SOJ, AND TSOP-2 .	Release 4	Page 3.7.4-15
FIGURE 3.7.4-13, 64K TO 4M BY 4 BIT SELECTABLE ECL SSRAM FAMILY IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.4-16
3.7.5 Byte Wide TTL SRAM	Release 1	Page 3.7.5-1
3.7.5.1 – 64 BY 9 TTL SRAM IN SCC	Release 1	Page 3.7.5-3
3.7.5.2 – 1K & 2K BY 8 TTL SRAM IN DIP	Release 1	Page 3.7.5-3
3.7.5.3 – 2K & 4K BY 8 TTL SRAM IN RCC	Release 1	Page 3.7.5-3
3.7.5.4 – 2K TO 32K BY 8 TTL SRAM FAMILY IN DIP & SOJ,	Release 1	Page 3.7.5-3
3.7.5.5 – .5K TO 32K BY 8 TTL SRAM FAMILY IN RCC	Release 1	Page 3.7.5-3
3.7.5.6 – 32K TO 512K BY 8 TTL SRAM FAMILY IN SOJ or TSOP-2,	Release 4	Page 3.7.5-3
3.7.5.7 – 64K TO 512K BY 8 TTL SRAM FAMILY IN DIP,	Release 1	Page 3.7.5-3
3.7.5.8 – 32K TO 256K BY 9 TTL SRAM FAMILY IN DIP,	Release 1	Page 3.7.5-3
3.7.5.9 – 32K TO 2M BY 8 AND 512K TO 2M BY 9 TTL SRAM IN DIP, SOJ, AND TSOP-2	Release 4	Page 3.7.5-3
3.7.5.10 – 32K and 128K BY 8 TTL SSRAM IN DIP AND SOJ	Release 1	Page 3.7.5-3
3.7.5.11 – 2K TO 32K BY 9 DPSRAM FAMILY IN 68 SCC	Release 1	Page 3.7.5-3
3.7.5.12 – 32K BY 9 CACHE SRAM IN 44 SCC	Release 2	Page 3.7.5-3
3.7.5.13 – 128K BY 8 SRAM IN TSOP1	Release 2	Page 3.7.5-3
3.7.5.14 – 128K BY 8 & 9 SSRAM IN SOJ	Release 2	Page 3.7.5-3
3.7.5.15 – 1K AND 2K BY 8 DPSRAM FAMILY IN 48 DIP	Release 2	Page 3.7.5-3
3.7.5.16 – 128K TO 512K BY 8 SRAM FAMILY IN 32 CDSO-N	Release 3	Page 3.7.5-3
3.7.5.17 – 128K TO 512K BY 8 & 9 SSRAM AND 128K BY 9 SRAM IN 33 DIP AND SOJ	Release 3	Page 3.7.5-4
3.7.5.18 – 128K TO 2M BY 8/9 BURST SRAM IN BGA	Release 5	Page 3.7.5-4
3.7.5.19 – 128K TO 2M BY 8/9 SSRAM IN BGA	Release 5	Page 3.7.5-4
3.7.5.20 – 32K BY 8 SRAM IN TSOP1	Release 7	Page 3.7.5-4
3.7.5.21 – 128K TO 16M BY 9 SYNC SEPARATE I/O SRAM IN 209 BGA .	Release 12 ...	Page 3.7.5-4
3.7.5.22 – 128K TO 16M BY 9 SYNC SEPARATE I/O SRAM IN 221 BGA .	Release 12 ...	Page 3.7.5-4
FIGURE 3.7.5-1, 64 BY 9 SRAM IN SCC	Release 1	Page 3.7.5-5
FIGURE 3.7.5-2, 1K & 2K BY 8 TTL SRAM IN DIP	Release 1	Page 3.7.5-6
FIGURE 3.7.5-3, 2K & 4K BY 8 TTL SRAM IN RCC	Release 1	Page 3.7.5-7
FIGURE 3.7.5-4, 2K TO 32K BY 8 TTL SRAM FAMILY IN DIP & SOJ	Release 1	Page 3.7.5-8
FIGURE 3.7.5-5, 0.5K TO 32K BY 8 TTL SRAM FAMILY IN RCC	Release 1	Page 3.7.5-9
FIGURE 3.7.5-6, 32K TO 512K BY 8 TTL SRAM FAMILY IN SOJ	Release 4	Page 3.7.5-10
FIGURE 3.7.5-7, 64K TO 512K BY 8 TTL SRAM FAMILY IN DIP	Release 1	Page 3.7.5-11

Section	Release #	Page #
FIGURE 3.7.5-8, 32K TO 256K BY 9 TTL SRAM FAMILY IN DIP	Release 1	Page 3.7.5-12
FIGURE 3.7.5-9, 32K TO 2M BY 8 AND 9 TTL SRAM FAMILY IN DIP, TSOP2, AND SOJ	Release 4	Page 3.7.5-13
FIGURE 3.7.5-10, 32K AND 128K BY 8 TTL SSRAM IN DIP, TSOP2, AND SOJ	Release 4	Page 3.7.5-14
FIGURE 3.7.5-11, 2K TO 32K BY 9 DPSRAM FAMILY IN SCC	Release 1	Page 3.7.5-15
FIGURE 3.7.5-12, 32K BY 9 TTL CACHE SRAM IN SCC	Release 2	Page 3.7.5-16
FIGURE 3.7.5-13, 128K BY 8 TTL SRAM IN TSOP1	Release 2c9	Page 3.7.5-17
FIGURE 3.7.5-14, 128K BY 8 & 9 TTL SSRAM IN SOJ	Release 2	Page 3.7.5-18
FIGURE 3.7.5-15A, 1K AND 2K BY 9 DPSRAM IN DIP	Release 2	Page 3.7.5-19
FIGURE 3.7.5-15B, 1K AND 2K BY 9 DPSRAM TRUTH TABLE	Release 2	Page 3.7.5-20
FIGURE 3.7.5-16, 128K TO 512K BY 8 SRAM IN CDSO-N	Release 3	Page 3.7.5-21
FIGURE 3.7.5-17, 128K AND 512K BY 8 & 9 SSRAM AND 128K BY 9 SRAM IN DIP, TSOP2, & SOJ	Release 4	Page 3.7.5-22
FIGURE 3.7.5-18 - 128K TO 2M BY 8/9 BURST SRAM IN BGA	Release 5	Page 3.7.5-23
FIGURE 3.7.5-19 - 128K TO 2M BY 8/9 SSRAM BGA IN BGA	Release 5	Page 3.7.5-24
FIGURE 3.7.5-20 - 128K TO 2M BY 8/9 SSRAM BGA BOUNDARY SCAN ORDER	Release 5	Page 3.7.5-25
FIGURE 3.7.5-21 - 32K BY 8 SRAM IN TSOP2	Release 7	Page 3.7.5-26
FIGURE 3.7.5-22 - 1Mb - 128Mb (x9) Sync Separate I/O SRAM in 209 BGA	Release 12	Page 3.7.5-27
FIGURE 3.7.5-23 - 1Mb - 128Mb (x9) Sync Separate I/O SRAM in 221 BGA	Release 12	Page 3.7.5-28
3.7.6 Byte Wide ECL SRAM	Release 1	Page 3.7.6-1
3.7.6.1 - 32K and 128K BY 8 ECL SSRAM IN SOJ, SSOP, AND FP	Release 2	Page 3.7.6-1
FIGURE 3.7.6-1, 32K AND 256K BY 9 ECL SSRAM IN SOJ, SOP, AND FP	Release 2	Page 3.7.6-3
3.7.7 Word Wide TTL SRAM	Release 11	Page 3.7.7-1
3.7.7.1 - 4K TO 64K BY 16 TTL SRAM IN DIP	Release 1	Page 3.7.7-2
3.7.7.2 - 4K TO 256K BY 16 TTL SRAM IN SCC	Release 1	Page 3.7.7-2
3.7.7.3 - 16K TO 256K BY 16 ADDRESS/DATA MX TTL SRAM IN DIP	Release 1	Page 3.7.7-2
3.7.7.4 - 16K TO 256K BY 16 ADDRESS/DATA MX TTL SRAM IN RCC	Release 1	Page 3.7.7-2
3.7.7.5 - 16K AND 64K BY 18 SRAM IN SCC	Release 1	Page 3.7.7-2
3.7.7.6 - 64K BY 16 & 18 SRAM IN 44 SOJ	Release 3	Page 3.7.7-2
3.7.7.7 - 32K AND 64K BY 16 & 18 SRAM AND SSRAM IN 52 SCC WITH LOGIC FEATURES	Release 4	Page 3.7.7-2
3.7.7.8 - 64K TO 256K BY 18 SRAM & SSRAM IN TQFP	Release 5r15	Page 3.7.7-3
3.7.7.9 - 64K TO 1M BY 16/18 BURST SRAM IN BGA	Release 5r15	Page 3.7.7-3
3.7.7.10 - 64K TO 1M BY 16/18 SSRAM IN BGA	Release 5r15	Page 3.7.7-3
3.7.7.11 - 64K TO 256K BY 16/18 BURST SRAM IN QFP/TQFP	Release 6r15	Page 3.7.7-3
3.7.7.12 - 256K AND 1M BY 16/18 SRAM IN TSOP2	Release 6	Page 3.7.7-3
3.7.7.13 - 1Mb TO 128Mb Density, BY 16 OR 18 BURST SRAM IN 221 BGA	Release 16	Page 3.7.7-3
3.7.7.14 - 1Mb TO 128Mb Density, BY 16 OR 18 SIGMA SRAM IN 209 BGA, with Common I/O	Release 11r15	Page 3.7.7-3
3.7.7.15 - 1Mb TO 128Mb Density, BY 16 OR 18 SIGMA SRAM IN 221 BGA, with Common I/O	Release 16	Page 3.7.7-3
3.7.7.16 - 1Mb TO 128Mb Density, BY 18 SIGMA SRAM IN 209 BGA, with Separate I/O	Release 12	Page 3.7.7-4
3.7.7.17 - 1Mb TO 128Mb Density, BY 18 SIGMA SRAM IN 221 BGA, with Separate I/O	Release 16	Page 3.7.7-4
3.7.7.18 - 8Mb TO 128Mb Density, BY 18 SRAM IN 165 BGA, with Separate I/O	Release 12	Page 3.7.7-4
3.7.7.19 - 2Mb TO 256Mb Density, BY 16 or 18 Burst SRAM IN 165 BGA, with Common I/O	Release 12r15	Page 3.7.7-4
3.7.7.20 - 2Mb TO 256Mb Density, BY 16 or 18 Network SRAM IN 165 BGA, with Common I/O	Release 12r15	Page 3.7.7-4
3.7.7.21 - 52-Pin TSOP II Pin Assignment for Low Power SRAMs	Release 14	Page 3.7.7-4
FIGURE 3.7.7-1, 4K TO 64K BY 16 TTL SRAM FAMILY IN DIP	Release 1	Page 3.7.7-5
FIGURE 3.7.7-2, 4K TO 256K BY 16 TTL SRAM FAMILY IN RCC	Release 1	Page 3.7.7-6
FIGURE 3.7.7-3, 16K TO 256K BY 16 ADDRESS/DATA MX SRAM FAMILY IN DIP	Release 1	Page 3.7.7-7

JEDEC Standard No. 21-C

Section	Release #	Page #
FIGURE 3.7.7-4, 16K TO 256K BY 16 ADDRESS/DATA MX SRAM FAMILY IN RCC	Release 1	Page 3.7.7-8
FIGURE 3.7.7-5, 16K AND 64K BY 18 SRAM IN SCC	Release 1	Page 3.7.7-9
FIGURE 3.7.7-6, 64K BY 16 & 18 SRAM IN SOJ	Release 3	Page 3.7.7-10
FIGURE 3.7.7-7 A, 32K & 64K BY 16 & 18 SRAM AND SSRAM WITH LOGIC FEATURES IN SCC	Release 4	Page 3.7.7-11
FIGURE 3.7.7-7 B, WRITE CLOCK TIMING FOR SSRAM WITH BURST MODE	Release 4	Page 3.7.7-12
FIGURE 3.7.7-8, 64K TO 256K BY 18 SRAM AND SSRAM IN TQFP	Release 5r15	Page 3.7.7-13
FIGURE 3.7.7-9, 64K TO 1M BY 16/18 BURST SRAM BGA PADOUT	Release 5r15	Page 3.7.7-14
FIGURE 3.7.7-10, 64K TO 1M BY 16/18 SSRAM BGA PADOUT	Release 5r15	Page 3.7.7-15
FIGURE 3.7.7-11, 64K TO 1M BY 16/18 SSRAM BGA BOUNDRY SCAN ORDER	Release 5c8r15	Page 3.7.7-16
FIGURE 3.7.7-12, 64K TO 256K BY 16/18 BURST SRAM IN TQFP	Release 6r15	Page 3.7.7-17
FIGURE 3.7.7-13, 256K AND 1M BY 16/18 SRAM IN TSOP2	Release 6	Page 3.7.7-18
FIGURE 3.7.7-14, 1Mb TO 128Mb Density, BY 16 OR 18 BURST SRAM IN 221 BGA	Release 11Ar16	Page 3.7.7-19
FIGURE 3.7.7-15, 1Mb TO 128Mb Density, BY 16 OR 18 SIGMA SRAM IN 209 BGA	Release 11Ar15	Page 3.7.7-20
FIGURE 3.7.7-16, 1Mb TO 128Mb Density, BY 16 OR 18 SIGMA SRAM IN 221 BGA	Release 11Ar16	Page 3.7.7-21
FIGURE 3.7.7-17, X18 SIGMA SRAM WITH SEPARATE I/O IN 209 BGA	Release 12	Page 3.7.7-22
FIGURE 3.7.7-18, X18 SIGMA SRAM WITH SEPARATE I/O IN 221 BGA	Release 12r16	Page 3.7.7-23
FIGURE 3.7.7-19, 8Mb - 128Mb Density in X18 SRAM WITH SEPARATE I/O IN 165 BGA	Release 12	Page 3.7.7-24
FIGURE 3.7.7-20, 2 Mb - 256 Mb Density in X16/18 BURST SRAM WITH COMMON I/O IN 165 BGA	Release 12r15	Page 3.7.7-25
FIGURE 3.7.7-21, 2 Mb - 256 Mb Density in X16/18 NETWORK SRAM WITH COMMON I/O IN 165 BGA	Release 12r15	Page 3.7.7-26
FIGURE 3.7.7-22, 52-Pin TSOP II Pin Assignment for Low Power SRAMs	Release 14	Page 3.7.7-28
3.7.8 Double Word Wide SRAM	Release 5	Page 3.7.8-1
3.7.8.1 - 32K TO 128K BY 36 SSRAM WITH BURST IN TQFP	Release 6r15	Page 3.7.8-2
3.7.8.2 - 32K TO 128K BY 36 SRAM & SSRAM IN TQFP	Release 5r15	Page 3.7.8-2
3.7.8.3 - 32K TO 512K BY 32/36 BURST SRAM BGA PADOUT	Release 5r15	Page 3.7.8-2
3.7.8.4 - 32K TO 512K BY 32/36 SSRAM BGA PADOUT	Release 5c11r15	Page 3.7.8-2
3.7.8.5 - 16K TO 36K BY 32 & 64 SSRAM With BURST Counter IN QFP	Release 7	Page 3.7.8-2
3.7.8.6 - 16K TO 256K BY 36 & 72 BURST SRAM IN BGA	Release 7r16	Page 3.7.8-2
3.7.8.7 - 1Mb TO 128Mb Density, BY 32 OR 36 BURST SRAM IN 221 BGA	Release 11r16	Page 3.7.8-2
3.7.8.8 - 1Mb TO 128Mb Density, BY 32 OR 36 SIGMA SRAM IN 209 BGA, with Common I/O	Release 11	Page 3.7.8-3
3.7.8.9 - 1Mb TO 128Mb Density, BY 32 OR 36 SIGMA SRAM IN 221 BGA, with Common I/O	Release 11r16	Page 3.7.8-3
3.7.8.10 - 1Mb TO 128Mb Density, BY 36 SIGMA SRAM IN 209 BGA, with Separate I/O	Release 12	Page 3.7.8-3
3.7.8.11 - 1Mb TO 128Mb Density, BY 36 SIGMA SRAM IN 221 BGA, with Separate I/O	Release 12r16	Page 3.7.8-3
3.7.8.12 - 16Mb TO 256Mb Density, BY 36 SRAM IN 165 BGA, with Separate I/O	Release 12	Page 3.7.8-3
3.7.8.13 - 8Mb TO 128Mb Density, BY 36 DDR SRAM IN 165 BGA, with Common I/O	Release 12	Page 3.7.8-3
3.7.8.14 - 2Mb TO 256Mb Density, BY 32 or 36 Burst SRAM IN 165 BGA, with Common I/O	Release 12r15	Page 3.7.8-3
3.7.8.15 - 2Mb TO 256Mb Density, BY 32 or 36 Network SRAM IN 165 BGA, with Common I/O	Release 12r15	Page 3.7.8-4
FIGURE 3.7.8-1, 32K TO 128K BY 36 SSRAM WITH BURST IN TQFP	Release 6c9r15	Page 3.7.8-5
FIGURE 3.7.8-2, 32K TO 128K BY 36 SRAM AND SSRAM IN TQFP	Release 5r15	Page 3.7.8-6
FIGURE 3.7.7-3 - 32K TO 512K BY 32/36 BURST SRAM BGA PADOUT	Release 5r15	Page 3.7.8-7
FIGURE 3.7.7-4 - 32K TO 512K BY 32/36 SSRAM BGA PADOUT	Release 5r15	Page 3.7.8-8
FIGURE 3.7.7-5 - 32K TO 512K BY 32/36 SSRAM BGA BOUNDRY SCAN ORDER	Release 5	Page 3.7.8-9
FIGURE 3.7.8-6, 16K TO 36K BY 32 & 64 SSRAM With BURST Counter IN QFP	Release 7	Page 3.7.8-10
FIGURE 3.7.8-7, 16K TO 256K BY 36 & 72 BURST SSRAM IN BGA	Release 7r16	Page 3.7.8-11
FIGURE 3.7.8-8, 1Mb TO 128Mb Density, BY 32 OR 36 BURST SRAM IN 221 BGA	Release 11Ar16	Page 3.7.8-12
FIGURE 3.7.8-9, 1Mb TO 128Mb Density, BY 32 OR 36 SIGMA SRAM IN 209 BGA	Release 11a	Page 3.7.8-13

Section	Release #	Page #
FIGURE 3.7.8-10, 1Mb TO 128Mb Density, BY 32 OR 36 SIGMA SRAM IN 221 BGA	Release 11Ar16	Page 3.7.8-14
FIGURE 3.7.8-11, X36 SIGMA SRAM WITH SEPARATE I/O IN 209 BGA	Release 12	Page 3.7.8-15
FIGURE 3.7.8-12, X36 SIGMA SRAM WITH SEPARATE I/O IN 221 BGA	Release 12r16	Page 3.7.8-16
FIGURE 3.7.8-13, X36 SRAM WITH SEPARATE I/O IN 165 BGA	Release 12	Page 3.7.8-17
FIGURE 3.7.8-14, X36 DDR SRAM WITH COMMON I/O IN 165 BGA	Release 12	Page 3.7.8-18
FIGURE 3.7.8-15, X32/36 BURST SRAM WITH COMMON I/O IN 165 BGA	Release 12r15	Page 3.7.8-19
FIGURE 3.7.8-16, X32/36 NETWORK SRAM WITH COMMON I/O IN 165 BGA	Release 12r15	Page 3.7.8-20
3.7.9 Eight Byte Wide SRAM	Release 11a	Page 3.7.9-1
3.7.9.1 - 1Mb TO 128Mb Density, BY 64 OR 72 BURST SRAM IN 209 BGA	Release 11Ar16	Page 3.7.9-2
3.7.9.2 - 1Mb TO 128Mb Density, BY 64 OR 72 BURST SRAM IN 221 BGA	Release 11Ar16	Page 3.7.9-2
3.7.9.3 - 1Mb TO 128Mb Density, BY 64 OR 72 SIGMA SRAM IN 209 BGA	Release 11a	Page 3.7.9-2
3.7.9.4 - 1Mb TO 128Mb Density, BY 64 OR 72 SIGMA SRAM IN 221 BGA	Release 11Ar16	Page 3.7.9-2
FIGURE 3.7.9-1, 1Mb TO 128Mb Density, BY 64 OR 72 BURST SRAM IN 209 BGA	Release 11Ar16	Page 3.7.9-3
FIGURE 3.7.9-2, 1Mb TO 128Mb Density, BY 64 OR 72 BURST SRAM IN 221 BGA	Release 11Ar16	Page 3.7.9-4
FIGURE 3.7.9-3, 1Mb TO 128Mb Density, BY 64 OR 72 SIGMA SRAM IN 209 BGA	Release 11a	Page 3.7.9-5
FIGURE 3.7.9-4, 1Mb TO 128Mb Density, BY 64 OR 72 SIGMA SRAM IN 221 BGA	Release 11Ar16	Page 3.7.9-6
3.7.10 High Speed DDR SRAM in 165 BGA	Release 17	Page 3.7.10-1
FIGURE 3.7.10-1, X8 B2 QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-2
FIGURE 3.7.10-2, X8 B4QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-3
FIGURE 3.7.10-3, X8 B2 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-4
FIGURE 3.7.10-4, X8 B4 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-5
FIGURE 3.7.10-5, X8 B2 SIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-6
FIGURE 3.7.10-6, X9 B2 QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-7
FIGURE 3.7.10-7, X9 B4QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-8
FIGURE 3.7.10-8, X9 B2 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-9
FIGURE 3.7.10-9, X9 B4 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-10
FIGURE 3.7.10-10, X9 B2 SIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-11
FIGURE 3.7.10-11, X18 B2 QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-12
FIGURE 3.7.10-12, X18 B4QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-13
FIGURE 3.7.10-13, X18 B2 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-14
FIGURE 3.7.10-14, X18 B4 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-15
FIGURE 3.7.10-15, X18 B2 SIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-16
FIGURE 3.7.10-16, X36 B2 QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-17
FIGURE 3.7.10-17, X36 B4QUAD SRAM IN 165 BGA	Release 17	Page 3.7.10-18
FIGURE 3.7.10-18, X36 B2 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-19
FIGURE 3.7.10-19, X9 B4 CIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-20
FIGURE 3.7.10-20, X36 B2 SIO DDR SRAM IN 165 BGA	Release 17	Page 3.7.10-21
3.8 Pseudostatic Random Access Memory (PSRAM)	Release 1	Page 3.8-1
3.8.1 PSRAM, Byte Wide	Release 1	Page 3.8-3
3.8.1.1 - 2K TO 8K BY 8 PSRAM FAMILY IN DIP	Release 1	Page 3.8-3
3.8.1.2 - 2K TO 16K BY 8 PSRAM FAMILY IN RCC	Release 1	Page 3.8-3
3.8.1.3 - 32K TO 512K BY 8 PSRAM FAMILY IN SOJ	Release 1	Page 3.8-3
3.8.2 PSRAM, Word Wide	Release 1	Page 3.8-3
3.8.2.1 - 4K TO 32K BY 16 PSRAM IN DIP	Release 1	Page 3.8-3
3.8.2.2 - 4K TO 256K BY 16 PSRAM IN SCC	Release 1	Page 3.8-3
3.8.2.3 - 8M TO 6M BY 16 BURST PSRAM IN BGA	Release 15	Page 3.8-3
3.8.2.4 - 16Mb TO 512Mb BY 16 PSRAM IN VFPGA	Release 16	Page 3.8-3
FIGURE 3.8-1, 2K TO 8K BY 8 PSRAM FAMILY IN DIP	Release 1	Page 3.8-5
FIGURE 3.8-2, 2K TO 16K BY 8 PSRAM FAMILY IN RCC	Release 1	Page 3.8-6
FIGURE 3.8-3, 32K TO 512K BY 8 PSRAM FAMILY IN SOJ	Release 1	Page 3.8-7

JEDEC Standard No. 21-C

Section	Release #	Page #
FIGURE 3.8-4, 4K TO 32K BY 16 PSRAM FAMILY IN DIP	Release 1	Page 3.8-8
FIGURE 3.8-5, 4K TO 256K BY 16 PSRAM FAMILY IN SCC	Release 1	Page 3.8-9
FIGURE 3.8-6, 8M TO 64M BURST PSRAM IN BGA	Release 15	Page 3.8-10
FIGURE 3.8-7, 16Mb though 512Mb PSRAM in 6x8mm and 8x10mm 54-ball VFBGA	Release 16	Page 3.8-11
3.9 Dynamic Random Access Memory (DRAM)	Release 1	Page 3.9-1
3.9.1 Bit Wide DRAM	Release 1	Page 3.9.1-1
3.9.1.1 - 16K BY 1 DRAM IN DIP WITH 3 SUPPLY VOLTAGES	Release 1	Page 3.9.1-3
3.9.1.2 - 16K TO 256K BY 1 DRAM FAMILY IN DIP	Release 1	Page 3.9.1-3
3.9.1.3 - 16K TO 256K BY 1 DRAM IN RCC	Release 1	Page 3.9.1-3
3.9.1.4 - 64K & 256K BY 1 DRAM IN ZIP	Release 1	Page 3.9.1-3
3.9.1.5 - 1M AND 4M BY 1 DRAM FAMILY IN DIP	Release 1	Page 3.9.1-3
3.9.1.6 - 1M TO 16M BY 1 DRAM FAMILY IN SOJ OR TSOP2	Release 4	Page 3.9.1-3
3.9.1.7 - 1M TO 16M BY 1 DRAM FAMILY IN ZIP	Release 4	Page 3.9.1-3
3.9.1.8 - 1M TO 16M BY 1 NON-MUX DRAM FAMILY IN SOJ	Release 1	Page 3.9.1-3
3.9.1.9 - 1M BY 1 DRAM IN TSOP1	Release 1	Page 3.9.1-4
3.9.1.10 - 16M BY 1/4M BY 4 CONFIGURABLE DRAM IN SOJ	Release 1	Page 3.9.1-4
3.9.1.11 - 64M BY 1 DRAM IN SOJ OR TSOP2	Release 5	Page 3.9.1-4
3.9.1.12 - 2 X 16M BY 1 DRAM IN TSOP2	Release 4	Page 3.9.1-4
3.9.1.13 - 16M BY 1 DRAM IN USON	Release 9	Page 3.9.1-4
FIGURE 3.9.1-1, 16K BY 1 DRAM IN DIP WITH 3 SUPPLY VOLTAGES 16K TO 256K BY 1 DRAM FAMILY IN DIP	Release 1	Page 3.9.1-5
FIGURE 3.9.1-2, 16K TO 256K BY 1 DRAM IN RCC	Release 1	Page 3.9.1-6
FIGURE 3.9.1-3, 64K & 256K BY 1 DRAM IN ZIP	Release 1	Page 3.9.1-7
FIGURE 3.9.1-4, 1M TO 64M BY 1 DRAM FAMILY IN DIP	Release 1	Page 3.9.1-8
FIGURE 3.9.1-5, 1M TO 16M BY 1 DRAM FAMILY IN SOJ and TSOP-2	Release 4	Page 3.9.1-9
FIGURE 3.9.1-6, 1M TO 16M BY 1 DRAM FAMILY IN ZIP	Release 4	Page 3.9.1-10
FIGURE 3.9.1-7, 1M TO 16M BY 1 NON-MUX DRAM FAMILY IN SOJ	Release 2	Page 3.9.1-11
FIGURE 3.9.1-8, 1M BY 1 DRAM IN TSOP1	Release 2	Page 3.9.1-12
FIGURE 3.9.1-9, 16M X 1/4M X 4 CONFIGURABLE DRAM IN SOJ	Release 2	Page 3.9.1-13
FIGURE 3.9.1-10, 64M BY 1 DRAM IN SOJ & TSOP2	Release 4 a	Page 3.9.1-14
FIGURE 3.9.1-11, 2 X 16M BY 1 DRAM IN TSOP2	Release 4	Page 3.9.1-15
FIGURE 3.9.1-12, 64M BY 1 DRAM IN SOJ & TSOP2	Release 5r7	Page 3.9.1-16
FIGURE 3.9.1-13 16M BY 1 DRAM IN USON	Release 9	Page 3.9.1-17
3.9.2 Nibble Wide DRAM	Release 1	Page 3.9.2-1
3.9.2.1 - 16K & 64K BY 4 DRAM IN DIP	Release 1	Page 3.9.2-2
3.9.2.2 - 16K BY 4 DRAM IN DIP	Release 1	Page 3.9.2-2
3.9.2.3 - 64K BY 4 DRAM IN RCC	Release 1	Page 3.9.2-2
3.9.2.4 - 256K & 1M BY 4 DRAM FAMILY IN DIP	Release 2	Page 3.9.2-2
3.9.2.5 - 256K TO 4M BY 4 DRAM FAMILY IN SOJ & TSOP2	Release 4	Page 3.9.2-2
3.9.2.6 - 64K TO 4M BY 4 DRAM IN ZIP	Release 2	Page 3.9.2-2
3.9.2.7 - 256K & 1M BY 4 DRAM WITH 4 CE IN SOJ & TSOP2	Release 3	Page 3.9.2-2
3.9.2.8 - 256K BY 4 DRAM IN TSOP1	Release 2	Page 3.9.2-2
3.9.2.9 - 16M BY 1/4M BY 4 CONFIGURABLE DRAM IN SOJ	Release 2	Page 3.9.2-3
3.9.2.10 - 256K TO 4M BY 4 NON-MUX DRAM FAMILY IN SOJ	Release 2	Page 3.9.2-3
3.9.2.11 - 4M BY 4 DRAM WITH 1 CE AND 4 CE IN TSOP2	Release 2	Page 3.9.2-3
3.9.2.12 - 16M BY 4 DRAM IN SOJ & TSOP2	Release 5r7	Page 3.9.2-3
3.9.2.13 - 1M, 2M, 4M BY 2 DRAM IN SOJ & TSOP2	Release 3r7	Page 3.9.2-3
3.9.2.14 - 16M BY 4 DRAM WITH 4 CAS IN SOJ & TSOP2	Release 6	Page 3.9.2-3
3.9.2.15 - 64M BY 4 DRAM IN TSOP2 PIN ROTATION	Release 6	Page 3.9.2-3
3.9.2.16 - 4M BY 4 DRAM IN USON	Release 9	Page 3.9.2-4
3.9.2.17 - 16M BY 4 DRAM IN USON	Release 9	Page 3.9.2-4

Section	Release #	Page #
FIGURE 3.9.2-1, 16K & 64K BY 4 DRAM IN DIP	Release 1	Page 3.9.2-5
FIGURE 3.9.2-2, 16K & 64K BY 4 DRAM IN RCC	Release 1	Page 3.9.2-6
FIGURE 3.9.2-3, 256K & 1M BY 4 DRAM FAMILY IN DIP	Release 1	Page 3.9.2-7
FIGURE 3.9.2-4, 256K TO 4M BY 4 DRAM IN SOJ AND TSOP-2	Release 4	Page 3.9.2-8
FIGURE 3.9.2-5, 64K TO 4M BY 4 DRAM IN ZIP	Release 1	Page 3.9.2-9
FIGURE 3.9.2-6, 256K & 1M BY 4 DRAM WITH 4 CE IN SOJ & TSOP2	Release 6	Page 3.9.2-10
FIGURE 3.9.2-7, 256K BY 4 DRAM IN TSOP1	Release 2	Page 3.9.2-11
FIGURE 3.9.2-8, 4M BY 4/16M BY 1 CONFIGURABLE DRAM IN SOJ	Release 2	Page 3.9.2-12
FIGURE 3.9.2-9, 256K TO 4M BY 4 NON-MUX DRAM IN SOJ	Release 2	Page 3.9.2-13
FIGURE 3.9.2-10, 4M BY 4 DRAM WITH 4 CE IN SOJ AND TSOP2	Release 6	Page 3.9.2-14
FIGURE 3.9.2-11, 16M BY 4 DRAM IN SOJ & TSOP2	Release 4 a	Page 3.9.2-15
FIGURE 3.9.2-12, 1M, 2M, 4M BY 2 DRAM WITH 2 CE IN SOJ AND TSOP2	Release 4r7	Page 3.9.2-16
FIGURE 3.9.2-13, 16M BY 4 DRAM IN SOJ & TSOP2	Release 5r7	Page 3.9.2-17
FIGURE 3.9.2-14, 16M BY 4 DRAM WITH 4 $\overline{\text{CAS}}$ IN SOJ & TSOP2	Release 6r7	Page 3.9.2-18
FIGURE 3.9.2-15, 64M BY 4 DRAM IN TSOP2 PIN ROTATION	Release 6	Page 3.9.2-19
FIGURE 3.9.2-16 4M BY 4 DRAM IN USON	Release 9	Page 3.9.2-20
FIGURE 3.9.2-17 16M BY 4 DRAM IN USON	Release 9	Page 3.9.2-21
3.9.3 Byte Wide DRAM	Release 1	Page 3.9.3-1
3.9.3.1 - 32K BY 8 DRAM IN DIP	Release 1	Page 3.9.3-3
3.9.3.2 - 32K BY 8 DRAM IN RCC	Release 1	Page 3.9.3-3
3.9.3.3 - 512K BY 8 & BY 9 DRAM IN SOJ, TSOP2, & ZIP	Release 2	Page 3.9.3-3
3.9.3.4 - 512K BY 8 & BY 9 NON-MUX DRAM IN SOJ	Release 2	Page 3.9.3-3
3.9.3.5 - 2M BY 8 & 9 DRAM IN SOJ & TSOP2	Release 5	Page 3.9.3-3
3.9.3.6 - 8M BY 8 & 9 DRAM IN SOJ & TSOP2	Release 5	Page 3.9.3-3
3.9.3.7 - 32M BY 8 DRAM IN TSOP2 PIN ROTATION	Release 6	Page 3.9.3-3
3.9.3.8 - 4M & 8M BY 8 DRAM IN SOP	Release 8	Page 3.9.3-4
3.9.3.9 - 2M BY 8 DRAM IN USON	Release 9	Page 3.9.3-4
3.9.3.10 - 8M BY 8 DRAM IN USON	Release 9	Page 3.9.3-4
FIGURE 3.9.3-1, 32K BY 8 DRAM IN DIP	Release 1	Page 3.9.3-5
FIGURE 3.9.3-2, 32K BY 8 DRAM IN RCC	Release 1	Page 3.9.3-6
FIGURE 3.9.3-3, 512K BY 8 & 9 DRAM IN SOJ	Release 2	Page 3.9.3-7
FIGURE 3.9.3-4, 512K BY 8 & 9 DRAM IN ZIP	Release 2	Page 3.9.3-8
FIGURE 3.9.3-5, 512K BY 8 & 9 NON-MUX DRAM IN SOJ	Release 2	Page 3.9.3-9
FIGURE 3.9.3-6, 2M BY 8 & 9 DRAM IN SOJ & TSOP2	Release 5	Page 3.9.3-10
FIGURE 3.9.3-7, 8M BY 8 & 9 DRAM IN SOJ & TSOP2	Release 4 a	Page 3.9.3-11
FIGURE 3.9.3-8, 8M BY 8 DRAM IN SOJ & TSOP2	Release 5r7	Page 3.9.3-12
FIGURE 3.9.3-9, 32M BY 8 DRAM IN TSOP2 PIN ROTATION	Release 6	Page 3.9.3-13
FIGURE 3.9.3-10, 4M & 8M BY 8 DRAM IN SOP	Release 8	Page 3.9.3-14
FIGURE 3.9.3-11 2M BY 8 DRAM IN USON	Release 9	Page 3.9.3-15
FIGURE 3.9.3-12 8M BY 8 DRAM IN USON	Release 9	Page 3.9.3-16
3.9.4 Word Wide DRAM	Release 1	Page 3.9.4-1
3.9.4.1 - 64K BY 16 DRAM WITH 2 W IN SOJ & TSOP2	Release 1	Page 3.9.4-3
3.9.4.2 - 256K & 1M BY 16 & 18 DRAM WITH 2 CE IN SOJ & TSOP2 ...	Release 5	Page 3.9.4-3
3.9.4.3 - 256K BY 16 DRAM WITH EXTENDED FUNCTIONS IN DIP AND SOJ	Release 4	Page 3.9.4-3
3.9.4.4 - 2M BY 16, 4M BY 16 & 18 DRAM IN TSOP2	Release 6r7 ...	Page 3.9.4-3
3.9.4.5 - 128K AND 256K BY 16 BURST DRAM WITH 2 CAS IN SOJ, TSOP2, AND ZIP	Release 6	Page 3.9.4-3
3.9.4.6 - 16M BY 16 DRAM IN TSOP2 PIN ROTATION	Release 6	Page 3.9.4-4
3.9.4.7 - 128K AND 256K BY 32 DRAM WITH 4 $\overline{\text{CAS}}$ IN TSOP2	Release 6	Page 3.9.4-4
3.9.4.8 - 512K AND 2M BY 32 & 36 DRAM WITH 4 $\overline{\text{CAS}}$ IN TSOP2	Release 6r10 ...	Page 3.9.4-4
3.9.4.9 - 8M BY 32 DRAM IN TSOP2 PIN ROTATION	Release 6r9 ...	Page 3.9.4-4

JEDEC Standard No. 21-C

Section	Release #	Page #
3.9.4.10 – 2M BY 32 DRAM IN TSOP2	Release 7	Page 3.9.4-4
3.9.4.11 – 2M BY 32 DRAM WITH EDO IN QFP	Release 6r8	Page 3.9.4-4
3.9.4.12 – 1M BY 16 DRAM IN USON	Release 9	Page 3.9.4-4
3.9.4.13 – 4M BY 16 DRAM IN USON	Release 9	Page 3.9.4-4
FIGURE 3.9.4-1, 64K BY 16 DRAM IN SOJ	Release 1	Page 3.9.4-5
FIGURE 3.9.4-2, 256K BY 16 & 18 DRAM WITH 2 W OR 2 CE IN SOJ	Release 2	Page 3.9.4-6
FIGURE 3.9.4-3, 256K BY 16 & 18 DRAM WITH 2 W OR 2 CE IN TSOP2	Release 4	Page 3.9.4-7
FIGURE 3.9.4-4, 1M BY 16 & 18 DRAM WITH 2 CE IN SOJ	Release 5	Page 3.9.4-8
FIGURE 3.9.4-5, 1M BY 16 & 18 DRAM WITH 2 CE IN TSOP2	Release 5	Page 3.9.4-9
FIGURE 3.9.4-6, 64K BY 16 DRAM WITH 2 W IN TSOP-2	Release 3	Page 3.9.4-10
FIGURE 3.9.4-7A, 256K BY 16 DRAM WITH EXTENDED FUNCTIONS IN DIP AND SOJ	Release 4	Page 3.9.4-11
FIGURE 3.9.4-7B, 256K BY 16 DRAM MANDATORY EXTENDED FUNCTION TRUTH TABLE	Release 4	Page 3.9.4-12
FIGURE 3.9.4-8, 2M BY 16, 4M BY 16 & 18 DRAM IN TSOP-2	Release 6r7	Page 3.9.4-13
FIGURE 3.9.4-9, 128K AND 256K BY 16 BURST DRAM IN SOJ	Release 6	Page 3.9.4-14
FIGURE 3.9.4-10, 128K AND 256K BY 16 BURST DRAM IN TSOP2	Release 6	Page 3.9.4-15
FIGURE 3.9.4-11, 128K AND 256K BY 16 BURST DRAM IN ZIP	Release 6	Page 3.9.4-16
FIGURE 3.9.4-12, 16M BY 16 DRAM IN TSOP2 PIN ROTATION	Release 6	Page 3.9.4-17
FIGURE 3.9.4-13, 128K AND 256K BY 32 DRAM WITH 4 \overline{CAS} IN SSOP	Release 8	Page 3.9.4-18
FIGURE 3.9.4-14, 512K AND 2M BY 32 & 36 DRAM IN SOJ AND TSOP2	Release 6r10	Page 3.9.4-19
FIGURE 3.9.4-15, 8M BY 32 DRAM IN TSOP2 PIN ROTATION	Release 9	Page 3.9.4-20
FIGURE 3.9.4-16, 2M BY 32 DRAM IN TSOP2	Release 7	Page 3.9.4-21
FIGURE 3.9.4-17, 256K BY 32 DRAM IN QFP	Release 8	Page 3.9.4-22
FIGURE 3.9.4-18 1M BY 16 DRAM IN USON	Release 9	Page 3.9.4-23
FIGURE 3.9.4-19 4M BY 16 DRAM IN USON	Release 9	Page 3.9.4-24
3.9.5 DRAM Optional Features	Release 1	Page 3.9.5-1
3.9.5.1 – OPTIONAL OPERATIONAL MODES AND CYCLES FOR DRAM	Release 1	Page 3.9.5-3
3.9.5.2 – 1M DRAM BUILT IN TEST FUNCTION	Release 1	Page 3.9.5-3
3.9.5.3 – ON-CHIP REFRESH CONTROL FOR X8 DRAM	Release 1	Page 3.9.5-3
3.9.5.4 – G BEFORE E REFRESH	Release 1	Page 3.9.5-3
3.9.5.5 – DRAM SPECIAL TEST AND OPERATIONAL MODES	Release 1	Page 3.9.5-3
3.9.5.6 – NON-MULTIPLEXED DRAM OPERATION	Release 1	Page 3.9.5-3
3.9.5.7 – DRAM EXTENDED DATA OUT DEFINITION	Release 6	Page 3.9.5-3
3.9.5.8 – 256m DRAM TEST MODE DATA AND ADDRESS COMPRESSION	Release 7	Page 3.9.5-3
3.9.5.9 – PIPELINED NIBBLE MODE DEFINITION	Release 7	Page 3.9.5-3
FIGURE 3.9.5-1A, DRAM ON CHIP REFRESH TIMING	Release 1	Page 3.9.5-5
FIGURE 3.9.5-1B, DRAM SELF REFRESH MODE TIMING	Release 4	Page 3.9.5-5
FIGURE 3.9.5-2, DRAM BIT WRITE TIMING	Release 1	Page 3.9.5-6
DRAM SPECIAL TEST AND OPERATIONAL MODES	Release 4	Page 3.9.5-7
OPTIONAL DRAM OPERATIONAL MODES AND CYCLES	Release 3	Page 3.9.5-11
NON-ADDRESS MULTIPLEXED DRAM OPERATIONAL REQUIREMENTS	Release 3	Page 3.9.5-13
DRAM EXTENDED DATA OUT DEFINITION	Release 6	Page 3.9.5-14
256M DRAM ADDRESS AND DATA COMPRESSION DEFINITION	Release 7	Page 3.9.5-15
PIPELINED NIBBLE MODE DEFINITION	Release 7	Page 3.9.5-16
3.10 Multiport Dynamic RAM (MPDRAM)	Release 1	Page 3.10-1
3.10.1 Nibble Wide MPDRAM	Release 1	Page 3.10.1-1
3.10.1.1 – 64K BY 4 MPDRAM IN DIP, SOJ, & ZIP	Release 1	Page 3.10.1-1
3.10.1.2 – 256K BY 4 MPDRAM IN DIP, SOJ, TSOP2, & ZIP	Release 3	Page 3.10.1-1
3.10.1.3 – 256K BY 4 TPDRAM IN SOJ	Release 2	Page 3.10.1-1
FIGURE 3.10.1-1, 64K BY 4 MPDRAM IN DIP & SOJ	Release 1	Page 3.10.1-2
FIGURE 3.10.1-2, 64K BY 4 MPDRAM IN ZIP	Release 1	Page 3.10.1-3

Section	Release #	Page #
FIGURE 3.10.1-3, 256K BY 4 MPDRAM IN DIP, SOJ, & TSOP2	Release 3	Page 3.10.1-4
FIGURE 3.10.1-4, 256K BY 4 MPDRAM IN ZIP	Release 1	Page 3.10.1-5
FIGURE 3.10.1-5, 256K BY 4 MPDRAM IN SOJ	Release 2	Page 3.10.1-6
3.10.2 Byte Wide MPDRAM	Release 1	Page 3.10.2-1
3.10.2.1 – 128K AND 256K BY 8 MPDRAM IN DIP, SOJ, & TSOP2	Release 3	Page 3.10.2-1
FIGURE 3.10.2-1, 128K AND 256K BY 8 MPDRAM IN DIP & SOJ	Release 2	Page 3.10.2-2
FIGURE 3.10.2-2, 128K BY 8 MPDRAM IN TSOP2	Release 3	Page 3.10.2-3
3.10.3 Word Wide MPDRAM	Release 1	Page 3.10.3-1
3.10.3.1 – 128K & 256K BY 16 MPDRAM IN SOG WITH MULTIPLE CLOCKS	Release 2	Page 3.10.3-1
3.10.3.2 – 128K & 256K BY 16 MPDRAM IN TSOP-2 WITH MULTIPLE CLOCKS	Release 5	Page 3.10.3-1
3.10.3.3 – 256K BY 16 SGRAM IN TSOP2	Release 6	Page 3.10.3-1
3.10.3.4 – 128K, 256K, & 512K BY 32, 2 & 4 Bank SGRAM IN QFP/TQFP	Release 6r9r10	Page 3.10.3-1
3.10.3.5 – 256K BY 32 GRAM IN TSOP-2	Release 6	Page 3.10.3-1
3.10.3.6 – 256K BY 32 SMPDRAM IN TSOP-2	Release 6	Page 3.10.3-2
3.10.3.7 – 256K BY 32 SMPDRAM IN TSOP-2	Release 7	Page 3.10.3-2
3.10.3.8 – 256K BY 32 MPDRAM IN TSOP-2	Release 7	Page 3.10.3-2
3.10.3.9 – 128K, 256K, & 512K BY 32 X 4 BANK SYNCHRONOUS DDR SGRAM IN LQFP	Release 9	Page 3.10.3-2
3.10.3.10 – 4M BY 32 DDR SGRAM (4 BANK) IN FBGA	Release 11	Page 3.10.3-2
3.10.3.11 – 8M BY 32 GDDR3 GRAPHICS RAM IN 144-BALL FBGA	Release 13	Page 3.10.3-2
FIGURE 3.10.3-1, 128K & 256K BY 16 MPDRAM IN SOG with 2 W & 2 CE	Release 3	Page 3.10.3-3
FIGURE 3.10.3-2, 128K & 256K BY 16 MPDRAM IN TSOP-2 with 2 W & 2 CE	Release 5	Page 3.10.3-4
FIGURE 3.10.3-3, 256K BY 16 SGRAM IN TSOP-2	Release 6	Page 3.10.3-5
FIGURE 3.10.3-4, 128K, 256K, & 512K BY 32 SGRAM, 2 & 4 BANK IN QFP/TQFP	Release 6c7r9r10	Page 3.10.3-6
FIGURE 3.10.3-5, 256K BY 32 SGRAM IN TSOP-2	Release 6	Page 3.10.3-7
FIGURE 3.10.3-6, 256K BY 32 SYNCH. MPDRAM IN QFP/TQFP	Release 6	Page 3.10.3-8
FIGURE 3.10.3-7, 256K BY 32 MPDRAM IN QFP/TQFP	Release 7	Page 3.10.3-9
FIGURE 3.10.3-8 128K, 256K, & 512K BY 32 X 4 BANK DDR SGRAM IN LQFP	Release 9r10	Page 3.10.3-10
FIGURE 3.10.3-9 4M X 32 (4 BANK) DDR SGRAM IN 144 BALL FBGA	Release 11	Page 3.10.3-11
FIGURE 3.10.3-10 8M X 32 GDDR3 Graphics RAM in 144-Ball FBGA	Release 13	Page 3.10.3-12
3.10.4 MPDRAM Optional Features	Release 1	Page 3.10.4-1
3.10.4.1 – 256K X 4 MPDRAM MINIMUM FEATURE SET TRUTH TABLE	Release 1	Page 3.10.4-3
3.10.4.2 – 256K X 4 MPDRAM EXTENDED FEATURE SET TRUTH TABLE	Release 1	Page 3.10.4-3
3.10.4.3 – MPDRAM BIT WRITE OPTIONAL FEATURE	Release 1	Page 3.10.4-3
3.10.4.4 – 128K X 8 MPDRAM MINIMUM FEATURE SET TRUTH TABLE	Release 1	Page 3.10.4-3
3.10.4.5 – 128K X 8 MPDRAM EXTENDED FEATURE SET TRUTH TABLE	Release 1	Page 3.10.4-3
3.10.4.6 – 128K X 16, 256K X 8, & 256K X 16 MPDRAM MINIMUM FEATURE SET TRUTH TABLE	Release 5	Page 3.10.4-3
3.10.4.7 – 128K X 16, 256K X 8, & 256K X 16 MPDRAM EXTENDED FEATURE SET TRUTH TABLE	Release 5	Page 3.10.4-3
3.10.4.8 – SPLIT REGISTER WITH PROGRAMMABLE STOPS FOR MPDRAM	Release 3	Page 3.10.4-3
3.10.4.9 – PIPELINED FAST PAGE MODE FOR MPDRAM	Release 2	Page 3.10.4-4
3.10.4.10 – EXTENDED DATA OUT FAST PAGE MODE FOR MPDRAM	Release 2	Page 3.10.4-4
3.10.4.11 – SAM LENGTH DEFINITION FOR 2/4M MPDRAM	Release 5	Page 3.10.4-4
3.10.4.12 – SYNCH GRAM SPECIAL MODE SET PROCEDURE	Release 6	Page 3.10.4-4
3.10.4.13 – SYNCH. MPDRAM SPECIAL MODE SET PROCEDURE	Release 6	Page 3.10.4-4
3.10.4.14 – SYNCH. GRAM OPERATIONAL FUNCTION TRUTH TABLES	Release 6	Page 3.10.4-4
3.10.4.15 – 8Mb MPDRAM FEATURE SET FUNCTION TABLE	Release 7	Page 3.10.4-4
3.10.4.16 – EXTENDED FUNCTIONS FOR SGRAM & MPDRAM	Release 6r7	Page 3.10.4-4
TABLE 3.10.4-1, 256K X 4 MPDRAM FEATURE SET TRUTH TABLE	Release 1	Page 3.10.4-5
TABLE 3.10.4-2, 128K X 8 MPDRAM FEATURE SET TRUTH TABLE	Release 1	Page 3.10.4-6

Section	Release #	Page #
FIGURE 3.10.4-1, BIT WRITE TIMING	Release 1	Page 3.10.4-7
TABLE 3.10.4-3, 2Mb & 4Mb MPDRAM FEATURE SET TRUTH TABLE	Release 5	Page 3.10.4-8
FIGURE 3.10.4-2, SPLIT REGISTER WITH PROGRAMMABLE STOPS	Release 2	Page 3.10.4-9
FIGURE 3.10.4-3A, PIPELINED FAST PAGE MODE	Release 2	Page 3.10.4-10
FIGURE 3.10.4-3B, PIPELINED FAST PAGE MODE	Release 2	Page 3.10.4-11
FIGURE 3.10.4-4, MPDRAM EXTENDED DATA OUT FAST PAGE MODE	Release 4	Page 3.10.4-12
FIGURE 3.10.4-5A & 5B, SAM LENGTH DEFINITION FOR 4M MPDRAM	Release 5	Page 3.10.4-13, 14
FIGURE 3.10.4-6, SYNCH GRAM SPECIAL MODE SET PROCEDURE	Release 6	Page 3.10.4-15
FIGURE 3.10.4-7, SYNCH. MPDRAM SPECIAL MODE SET PROCEDURE	Release 6	Page 3.10.4-16
TABLE 3.10.4-4 A,B, & C , SGRAM FUNCTION TRUTH TABLE	Release 6r7	Page 3.10.4-17⇒19
TABLE 3.10.4-5, 8Mb BURST MPDRAM FUNCTION TABLE	Release 7	Page 3.10.4-20
EXTENDED FUNCTIONS FOR SGRAM & MPDRAM	Release 7	Page 3.10.4-21
3.11 Synchronous Dynamic Random Access Memory (SDRAM)	Release 4	Page 3.11-1
3.11.1 Bit Wide SDRAM	Release 4	Page 3.11.1-1
FIGURE 3.11.1-1,	Release 4	Page 3.11.1-5
3.11.2 Nibble Wide SDRAM	Release 4	Page 3.11.2-1
3.11.2.1 – 4M BY 4 SDRAM IN TSOP2	Release 6r7r8	Page 3.11.2-1
3.11.2.2 – 16M BY 4 SDRAM IN TSOP2	Release 6	Page 3.11.2-1
3.11.2.3 – 64M BY 4 SDRAM IN TSOP2 PIN ROTATION	Release 7r9	Page 3.11.2-1
3.11.2.4 – 16M, 32M, 64M, 128M, & 256M BY 4 DDR SDRAM IN TSOP2	Release 8r9r10r11r12	Page 3.11.2-1
3.11.2.5 – 32M, 64M, 64M, & 256M BY 4 SDRAM IN TSOP2	Release 8r9r10r12	Page 3.11.2-1
3.11.2.6 – 16M BY 4 VIRTUAL CHANNEL SDRAM IN TSOP2	Release 9	Page 3.11.2-1
3.11.2.7 – 16M, 32M, & 64M BY 4 STACKABLE SDR SDRAM IN LSOJ	Release 9	Page 3.11.2-2
3.11.2.8 – 16M, 32M, & 64M BY 4 VIRTUAL CHANNEL DDR SDRAM IN TSOP2	Release 9r11	Page 3.11.2-2
3.11.2.9 – 16M, 32M, 64M, & 128M BY 4 STACKABLE DDR SDRAM IN LSOJ	Release 9r10r11	Page 3.11.2-2
3.11.2.10 – 16M BY 4 SDR SDRAM IN USON	Release 9	Page 3.11.2-2
3.11.2.11 – 16M, 32M, & 64M BY 4 SDR SDRAM IN TSOP2	Release 9	Page 3.11.2-2
3.11.2.12 – 16M, & 32M BY 4 SDR SDRAM IN LFBGA	Release 9	Page 3.11.2-2
3.11.2.13 – 16M, & 32M BY 4 DDR SDRAM IN LFBGA	Release 9	Page 3.11.2-3
3.11.2.14 – 16M, & 32M BY 4 SDR SDRAM IN LFBGA	Release 9	Page 3.11.2-3
3.11.2.15 – 16M, & 32M BY 4 DDR SDRAM IN LFBGA	Release 9r11	Page 3.11.2-3
3.11.2.16 – 64M, & 128M BY 4 SDR SDRAM IN LFBGA	Release 11a	Page 3.11.2-3
3.11.2.17 – 16M, 32M, 64M, & 128M BY 4 DDR SDRAM IN LFBGA	Release 11a	Page 3.11.2-3
3.11.2.18 – 16M, 32M, 64M, & 128M BY 4 DDR SDRAM IN FBGA, with Optional Support Balls	Release 12	Page 3.11.2-3
3.11.2.19 – 64M, 128M, 256M, 512M, & 1G BY 4 DDR2 SDRAM IN TFBGA	Release 12r13	Page 3.11.2-4
3.11.2.20 – 16M, 32M, 64M, & 128M BY 4 SDRAM IN sTSOP	Release 12	Page 3.11.2-4
3.11.2.21 – 64M, 128M, 256M, 512M, & 1G BY 4 BY 2 DDR2 SDRAM IN STACKED FBGA	Release 13	Page 3.11.2-4
3.11.2.22 – 64M, 128M, 256M, 512M, & 1G BY 4 BY 2 DDR2 SDRAM FOR STACKED FBGA REQUIRING SUPORT BALLS	Release 13	Page 3.11.2-4
FIGURE 3.11.2-1, 4M X 4 SDRAM IN TSOP2	Release 6r7	Page 3.11.2-5
FIGURE 3.11.2-2, 16M X 4 SDRAM IN TSOP2	Release 6	Page 3.11.2-6
FIGURE 3.11.2-3, 64M X 4 SDRAM IN TSOP2 PIN ROTATION	Release 7r9	Page 3.11.2-7
FIGURE 3.11.2-4, 16M, 32M, 64M, & 128M X 4 DDR SDRAM IN TSOP2	Release 8r9r10r11r12	Page 3.11.2-8
FIGURE 3.11.2-5 32M, 64M, & 128M X 4 SDRAM IN TSOP2	Release 8r9r10r11r12	Page 3.11.2-9
FIGURE 3.11.2-6 16M X 4 VC SDRAM IN TSOP2	Release 9	Page 3.11.2-10
FIGURE 3.11.2-7 16M, 32M, & 64M BY 4 STACKABLE SDR SDRAM IN LSOJ	Release 9	Page 3.11.2-11
FIGURE 3.11.2-8 16M, 32M, & 64M BY 4 VC DDR SDRAM IN TSOP2	Release 9c10r11r12	Page 3.11.2-12
FIGURE 3.11.2-9 16M, 32M, 64M & 128M BY 4 STACKABLE DDR SDRAM IN LSOJ	Release 9r10r11r12	Page 3.11.2-13
FIGURE 3.11.2-10 16M BY 4 SDRAM IN USON	Release 9	Page 3.11.2-14

Section	Release #	Page #
FIGURE 3.11.2-11 16M, 32M, & 64M BY 4 SDR SDRAM IN TSOP2	Release 9r12	Page 3.11.2-15
FIGURE 3.11.2-12 16M & 32M BY 4 SDR SDRAM IN LFBGA	Release 9	Page 3.11.2-16
FIGURE 3.11.2-13 16M & 32M BY 4 DDR SDRAM IN LFBGA	Release 9	Page 3.11.2-17
FIGURE 3.11.2-14 16M, 32M, & 64M BY 4 SDR SDRAM IN LFBGA	Release 9c10	Page 3.11.2-18
FIGURE 3.11.2-15 16M, 32M, & 64M BY 4 DDR SDRAM IN LFBGA	Release 9c10r11	Page 3.11.2-19
FIGURE 3.11.2-16 64M, & 128M BY 4 SDR SDRAM IN FBGA	Release 11a	Page 3.11.2-20
FIGURE 3.11.2-17 32M, 64M, 128M, & 256M BY 4 DDR SDRAM IN FBGA	Release 11a	Page 3.11.2-21
FIGURE 3.11.2-18 32M, 64M, 128M, & 256M BY 4 DDR SDRAM IN 60-BALL FBGA with Optional Support Balls	Release 12	Page 3.11.2-22
FIGURE 3.11.2-19 64M, 128M, 256M, 512M, & 1G BY 4 DDR2 SDRAM IN 60-BALL TF-FBGA	Release 12r13	Page 3.11.2-23
FIGURE 3.11.2-20 16M, 32M, 64M, & 128M X 4 SDRAM IN sTSOP	Release 12	Page 3.11.2-24
FIGURE 3.11.2-21 64M, 128M, 256M, 512M, & 1G BY 4 X 2 DDR2 SDRAM IN 60-BALL Stacked FBGA	Release 13	Page 3.11.2-25
FIGURE 3.11.2-22 64M, 128M, 256M, 512M, & 1G BY 4 X 2 DDR2 SDRAM For 60-Ball Stacked FBGA Requiring Support Balls	Release 13	Page 3.11.2-26
3.11.3 BYTE WIDE SDRAM	Release 4	Page 3.11.3-1
3.11.3.1 – 2M BY 8 or 9 SDRAM IN TSOP2	Release 6r7	Page 3.11.3-1
3.11.3.2 – 8M BY 8 SDRAM IN TSOP2	Release 6	Page 3.11.3-1
3.11.3.3 – 32M BY 8 SDRAM PIN ROTATION	Release 7r9	Page 3.11.3-1
3.11.3.4 – 8M, 16M, 32M, 64M, & 128M BY 8 DDR SDRAM IN TSOP2	Release 8r9r10r11r12	Page 3.11.3-1
3.11.3.5 – 16M, 32M, 64M, & 128M BY 8 SDRAM IN TSOP2	Release 8r9r10r12	Page 3.11.3-1
3.11.3.6 – 8M, 16M, & 32M BY 8 SDR SDRAM IN TSOP2	Release 9	Page 3.11.3-1
3.11.3.7 – 8M, 16M, & 32M BY 8 STACKABLE SDR SDRAM IN LSOJ	Release 9	Page 3.11.3-2
3.11.3.8 – 8M, 16M, 32M, & 64M BY 8 STACKABLE DDR SDRAM IN LSOJ	Release 9r10r11	Page 3.11.3-2
3.11.3.9 – 2M BY 8 SDR SDRAM IN USON	Release 9	Page 3.11.3-2
3.11.3.10 – 8M BY 8 SDR SDRAM IN USON	Release 9	Page 3.11.3-2
3.11.3.11 – 8M BY 8 VIRTUAL CHANNEL SDRAM IN TSOP2	Release 9	Page 3.11.3-2
3.11.3.12 – 8M, 16M, & 32M BY 8 VIRTUAL CHANNEL DDR SDRAM IN TSOP2	Release 9r11	Page 3.11.3-2
3.11.3.13 – 8M, & 16M BY 8 SDR SDRAM IN LFBGA	Release 9	Page 3.11.3-3
3.11.3.14 – 8M, & 16M BY 8 DDR SDRAM IN LFBGA	Release 9	Page 3.11.3-3
3.11.3.15 – 8M, & 16M BY 8 SDR SDRAM IN LFBGA	Release 9	Page 3.11.3-3
3.11.3.16 – 8M, 16M, 32M, & 64M BY 8 DDR SDRAM IN LFBGA	Release 9r11	Page 3.11.3-3
3.11.3.17 – 16M, 32M, & 64M BY 8 Low Power SDR SDRAM IN FBGA	Release 11a	Page 3.11.3-3
3.11.3.18 – 32M, & 64M BY 8 SDR SDRAM IN LFBGA	Release 11a	Page 3.11.3-3
3.11.3.19 – 16M, 32M, 64M, & 128M BY 8 DDR SDRAM IN FBGA	Release 11a	Page 3.11.3-4
3.11.3.20 – 16M, 32M, 64M, & 128M BY 8 DDR SDRAM IN 60 Ball FBGA, with Optional Support Balls	Release 12	Page 3.11.3-4
3.11.3.21 – 32M, 64M, 128M, 256M, & 512M BY 8 DDR2 SDRAM IN 60 Ball TFBGA	Release 12r13	Page 3.11.3-4
3.11.3.22 – 8M, 16M, 32M, & 64M BY 8 SDRAM IN sTSOP	Release 12	Page 3.11.3-4
3.11.3.23 – 32M, 64M, 128M, 256M, & 512M BY 8 BY 2 DDR2 SDRAM IN STACKED FBGA	Release 13	Page 3.11.3-4
3.11.3.24 – 32M, 64M, 128M, 256M, & 512M BY 8 BY 2 DDR2 SDRAM FOR STACKED FBGA REQUIRING SUPORT BALLS	Release 13	Page 3.11.3-4
FIGURE 3.11.3-1, 2M BY 8 OR 9 SDRAM IN TSOP2	Release 6r7	Page 3.11.3-5
FIGURE 3.11.3-2, 8M BY 8 SDRAM IN TSOP2	Release 6	Page 3.11.3-6
FIGURE 3.11.3-3, 32M BY 8 SDRAM IN TSOP2 PIN ROTATION	Release 7r9	Page 3.11.3-7
FIGURE 3.11.3-4, 8M, 16M, 32M, 64M, & 128M BY 8 DDR SDRAM IN TSOP2	Release 8r9r10r11r12	Page 3.11.3-8
FIGURE 3.11.3-5, 16M, 32M, 64M, & 128M BY 8 SDRAM IN TSOP2	Release 8r9r10r12	Page 3.11.3-9
FIGURE 3.11.3-6 8M, 16M, & 32M BY 8 SDR SDRAM IN TSOP2	Release 9	Page 3.11.3-10
FIGURE 3.11.3-7 8M, 16M, & 32M BY 8 STACKABLE SDR SDRAM IN LSOJ	Release 9	Page 3.11.3-11
FIGURE 3.11.3-8 8M, 16M, 32M, 64M & 128M BY 8 STACKABLE DDR SDRAM IN LSOJ	Release 9r10r11r12	Page 3.11.3-12

JEDEC Standard No. 21-C

Section	Release #	Page #
FIGURE 3.9.3-9 2M BY 8 SDRAM IN USON	Release 9	Page 3.11.3-13
FIGURE 3.11.3-10 8M BY 8 SDRAM IN USON	Release 9	Page 3.11.3-14
FIGURE 3.11.3-11 8M X 8 VC SDRAM IN TSOP2	Release 9	Page 3.11.3-15
FIGURE 3.11.3-12 8M, 16M, & 32M BY 8 VC DDR SDRAM IN TSOP2	Release 9c10r11	Page 3.11.3-16
FIGURE 3.11.3-13 8M & 16M BY 8 SDR SDRAM IN LFBGA	Release 9	Page 3.11.3-17
FIGURE 3.11.3-14 8M & 16M BY 8 DDR SDRAM IN LFBGA	Release 9	Page 3.11.3-18
FIGURE 3.11.3-15 8M, 16M, & 32M BY 8 SDR SDRAM IN LFBGA	Release 9c10	Page 3.11.3-19
FIGURE 3.11.3-16 8M, 16M, 32M & 64M BY 8 DDR SDRAM IN LFBGA	Release 9c10r11	Page 3.11.3-20
FIGURE 3.11.3-17 16M, 32M & 64M BY 8 SDR SDRAM IN FBGA	Release 11a	Page 3.11.3-21
FIGURE 3.11.3-18 32M & 64M BY 8 SDR SDRAM IN FBGA	Release 11a	Page 3.11.3-22
FIGURE 3.11.3-19 16M, 32M, 64M & 128M BY 8 DDR SDRAM IN FBGA	Release 11a	Page 3.11.3-23
FIGURE 3.11.3-20 16M, 32M, 64M, & 128M BY 8 DDR SDRAM IN 60-BALL FBGA with Optional Support Balls	Release 12	Page 3.11.3-24
FIGURE 3.11.3-21 32M, 64M, 128M, 256M, & 512M BY 8 DDR2 SDRAM IN 60-BALL TF-FBGA	Release 12r13	Page 3.11.3-25
FIGURE 3.11.3-22 8M, 16M, 32M, & 64M X 8 SDRAM IN sTSOP	Release 12	Page 3.11.3-26
FIGURE 3.11.3-23 32M, 64M, 256M, 128M, & 512M BY 8 X 2 DDR2 SDRAM IN 60-BALL Stacked FBGA	Release 13	Page 3.11.3-27
FIGURE 3.11.3-24 32M, 64M, 128M, 256M, & 512M BY 8 X 2 DDR2 SDRAM For 60-Ball Stacked FBGA Requiring Support Balls	Release 13	Page 3.11.3-28
3.11.4 WORD WIDE SDRAM	Release 5	Page 3.11.4-1
3.11.4.1 - 256K BY 16 AND 1M BY 16/18 SDRAM IN TSOP-2	Release 6r7	Page 3.11.4-1
3.11.4.2 - 2M & 4M BY 16 SDRAM IN TSOP-2	Release 6r7	Page 3.11.4-1
3.11.4.3 - 16M BY 16 SDRAM IN TSOP-2 PIN ROTATION	Release 6r9	Page 3.11.4-1
3.11.4.4 - 128K, 256K, & 512K, 2 & 4 Bank BY 32 SDRAM IN QFP/TQFP/LQFP	Release 6r7r9r10	Page 3.11.4-1
3.11.4.5 - 2M BY 32 SDRAM IN TSOP-2	Release 6r7r10	Page 3.11.4-1
3.11.4.6 - 8M BY 32 SDRAM IN TSOP-2 PIN ROTATION	Release 6r9	Page 3.11.4-2
3.11.4.7 - 2M BY 32 & 36, 4M & 8M BY 32 SDRAM IN TSOP-2	Release 7r8r10r11r12	Page 3.11.4-2
3.11.4.8 - 4M, 8M, 16M, 32M, & 64M BY 16, DDR SDRAM IN TSOP-2	Release 8r9r10r11r12	Page 3.11.4-2
3.11.4.9 - 8M, 16M, 32M, & 64M BY 16, SDRAM IN TSOP-2	Release 8r9r10r12	Page 3.11.4-2
3.11.4.10 - 4M, 8M, & 16M BY 16 SDR SDRAM IN TSOP2	Release 9	Page 3.11.4-2
3.11.4.11 - 4M, 8M, & 16M BY 16 STACKABLE SDR SDRAM IN LSOJ	Release 9	Page 3.11.4-2
3.11.4.12 - 4M, 8M, 16M, 32M, & 64M BY 16 STACKABLE DDR SDRAM IN LSOJ	Release 9r11r12	Page 3.11.4-3
3.11.4.13 - 4M BY 16 SDR SDRAM IN USON	Release 9	Page 3.11.4-3
3.11.4.14 - 4M BY 16 VIRTUAL CHANNEL SDRAM IN TSOP2	Release 9	Page 3.11.4-3
3.11.4.15 - 4M, 8M, & 16M BY 16 VIRTUAL CHANNEL DDR SDRAM IN TSOP2	Release 9r11	Page 3.11.4-3
3.11.4.16 - 4M, & 8M BY 16 SDR SDRAM IN LFBGA	Release 9r12	Page 3.11.4-3
3.11.4.17 - 4M, & 8M BY 16 DDR SDRAM IN LFBGA	Release 9	Page 3.11.4-3
3.11.4.18 - 4M, & 8M BY 16 SDR SDRAM IN LFBGA	Release 9	Page 3.11.4-4
3.11.4.19 - 4M, & 8M BY 16 DDR SDRAM IN LFBGA	Release 9r11	Page 3.11.4-4
3.11.4.20 - 4M BY 16/18 SLDRAM IN TSOP2	Release 9	Page 3.11.4-4
3.11.4.21 - 4M TO 64M BY 16/18 SLDRAM IN R-PZIP	Release 9	Page 3.11.4-4
3.11.4.22 - 128K, 256K, & 512K BY 32, 4 BANK DDR SDRAM IN LQFP	Release 9r10r11	Page 3.11.4-4
3.11.4.23 - 2M & 4M BY 32, 4 BANK, DDR SDRAM IN FBGA	Release 11a	Page 3.11.4-4
3.11.4.24 - 8M, 16M, 32M, & 64M BY 16, Low Power SDR SDRAM IN FBGA	Release 11a	Page 3.11.4-5
3.11.4.25 - 16M, & 32M BY 16 SDR SDRAM IN FBGA	Release 11a	Page 3.11.4-5
3.11.4.26 - 8M, 16M, 32M, & 64M BY 16 DDR SDRAM IN FBGA	Release 11a	Page 3.11.4-5
3.11.4.27 - 2M & 4M BY 32 SDR SDRAM IN LFBGA	Release 11a	Page 3.11.4-5
3.11.4.28 - 2M, 4M, 8M, & 16M BY 32, Low Power SDR SDRAM IN FBGA	Release 11a12r13	Page 3.11.4-5
3.11.4.29 - 8M, 16M, 32M, & 64M BY 16 DDR SDRAM IN FBGA with Optional Support Balls	Release 12	Page 3.11.4-5
3.11.4.30 - 16M, 32M, 64M, 128M, & 256M BY 16 DDR2 SDRAM IN TFBGA	Release 12r13	Page 3.11.4-6

Section	Release #	Page #
3.11.4.31 – 4M, 8M, 16M, & 32M BY 16 SDRAM IN sTSOP	Release 12	Page 3.11.4-6
3.11.4.32 – 16M, 32M, 64M, 128M, & 256M BY 16 BY 2 DDR2 SDRAM IN STACKED FBGA	Release 13	Page 3.11.4-6
3.11.4.33 – 16M, 32M, 64M, 128M, & 256M BY 16 BY 2 DDR2 SDRAM FOR STACKED FBGA REQUIRING SUPPORT BALLS	Release 13	Page 3.11.4-6
3.11.4.34 – 4M BY 32 DDR2 SDRAM IN 144-BALL LF-XBGA	Release 13	Page 3.11.4-6
3.11.4.35 – 8M BY 16 DDR SDRAM in 78-Ball BGA	Release 14	Page 3.11.4-7
3.11.4.36 – 8M, 16M, & 32M BY 32 Low Power DDR SDRAM IN 90-BALL FBGA	Release 14r15	Page 3.11.4-7
3.11.4.37 – 256M, 512M, 1G, & 2G BY 32 DDR2 SDRAM IN 128-BALL BGA	Release 17	Page 3.11.4-7
FIGURE 3.11.4-1, 256 BY 16 AND 1M BY 16/18 SDRAM IN TSOP-2	Release 6r7	Page 3.11.4-8
FIGURE 3.11.4-2, 4M BY 16 SDRAM IN TSOP-2	Release 6r7	Page 3.11.4-9
FIGURE 3.11.4-3, 16M BY 16 SDRAM IN TSOP-2	Release 6c7r9	Page 3.11.4-10
FIGURE 3.11.4-4, 128K, 256K, & 512K BY 32 SDRAM IN QFP/TQFP	Release 6c7r9r10	Page 3.11.4-11
FIGURE 3.11.4-5, 2M BY 32 SDRAM IN TSOP-2	Release 6r7r10	Page 3.11.4-12
FIGURE 3.11.4-6, 8M BY 32 SDRAM IN TSOP-2 PIN ROTATION	Release 6c7r9	Page 3.11.4-13
FIGURE 3.11.4-7, 2M BY 32 & 36, 4M & 8M BY 32 SDRAM IN TSOP-2	Release 7r8r10r12	Page 3.11.4-14
FIGURE 3.11.4-8, 4M, 8M, 16M, 32M, & 64M BY 16 DDR SDRAM IN TSOP-2	Release 8r9r10r11r12	Page 3.11.4-15
FIGURE 3.11.4-9, 8M, 16M, 32M, & 64M BY 16 SDRAM IN TSOP-2	Release 8r9r10r12	Page 3.11.4-16
FIGURE 3.11.4-10 4M, 8M, & 16M BY 16 SDR SDRAM IN TSOP2	Release 9	Page 3.11.4-17
FIGURE 3.11.4-11 4M, 8M, & 16M BY 16 SDR STACKABLE SDRAM IN LSOJ	Release 9	Page 3.11.4-18
FIGURE 3.11.4-12 4M, 8M, 16M, & 32M BY 16 STACKABLE DDR SDRAM IN LSOJ	Release 9r10r11r12	Page 3.11.4-19
FIGURE 3.11.4-13 4M BY 16 SDRAM IN USON	Release 9	Page 3.11.4-20
FIGURE 3.11.4-14 4M X 16 VC SDRAM IN TSOP2	Release 9	Page 3.11.4-21
FIGURE 3.11.4-15 4M, 8M, & 16M BY 16 VC DDR SDRAM IN TSOP2	Release 9c10r11	Page 3.11.4-22
FIGURE 3.11.4-16 4M & 16M BY 16 SDR SDRAM IN LFBGA	Release 9r12	Page 3.11.4-23
FIGURE 3.11.4-17 4M & 16M BY 16 DDR SDRAM IN LFBGA	Release 9	Page 3.11.4-24
FIGURE 3.11.4-18 4M, 8M, & 16M BY 16 SDR SDRAM IN LFBGA	Release 9c10	Page 3.11.4-25
FIGURE 3.11.4-19 8M, 16M, & 32M BY 16 DDR SDRAM IN LFBGA	Release 9c10r11	Page 3.11.4-26
FIGURE 3.11.4-20 4M TO 64M BY 16 & 18 SLDRAM IN R-PZIP	Release 9	Page 3.11.4-27
FIGURE 3.10.4-21 4M BY 16/18 SLRAM IN TSOP2	Release 9	Page 3.11.4-28
FIGURE 3.11.4-22 128K, 256K, & 512K X 32 X 4 BANK DDR SDRAM IN QFP	Release 9r10r11	Page 3.11.4-29
FIGURE 3.11.4-23 2M, 4M & 8M BY 32 DDR SDRAM IN FBGA	Release 11a	Page 3.11.4-30
FIGURE 3.11.4-24 8M, 16M, 32M & 64M BY 16 SDR SDRAM IN FBGA	Release 11ar12	Page 3.11.4-31
FIGURE 3.11.4-25 16M & 32M BY 16 SDR SDRAM IN FBGA	Release 11a	Page 3.11.4-32
FIGURE 3.11.4-26 8M, 16M, 32M & 64M BY 16 DDR SDRAM IN FBGA	Release 11a	Page 3.11.4-33
FIGURE 3.11.4-27 2M & 4M BY 32 SDR SDRAM IN LFBGA	Release 11a	Page 3.11.4-34
FIGURE 3.11.4-28 2M, 4M 8M, & 16M BY 32, Low Power SDR SDRAM IN LFBGA	Release 11ar12r13	Page 3.11.4-35
FIGURE 3.11.4-29 8M, 16M, 32M, & 64M BY 16 DDR SDRAM IN 60-BALL FBGA with Optional Support Balls	Release 12	Page 3.11.4-36
FIGURE 3.11.4-30 16M, 32M, 64M, 128M, & 256M BY 16 DDR2 SDRAM IN 60-BALL TFBGA	Release 12r13	Page 3.11.4-37
FIGURE 3.11.4-31 4M, 8M, 16M, & 32M X 16 SDRAM IN sTSOP	Release 12	Page 3.11.4-38
FIGURE 3.11.4-32 16M, 32M, 64M, 128M, & 256M BY 16 X 2 DDR2 SDRAM InStacked FBGA	Release 13	Page 3.11.4-39
FIGURE 3.11.4-33 16M, 32M, 64M, 128M, & 256M BY 16 X 2 DDR2 SDRAM For Stacked FBGA Packages Requiring Support Balls	Release 13	Page 3.11.4-40
FIGURE 3.11.4-34 4M x 32M DDR2 SDRAM in 144-Ball LF-XBGA	Release 13	Page 3.11.4-41
FIGURE 3.11.4-35 8M x 16 DDR SDRAM in 78-Ball TF-BGA	Release 14	Page 3.11.4-42
FIGURE 3.11.4-36 8M, 16M, & 32M x 32 Low Power DDR SDRAM in 90-Ball FBGA	Release 14r15	Page 3.11.4-43
FIGURE 3.11.4-37 256M – 2G x 32w DDR2 SDRAM in 128-Ball BGA	Release 17	Page 3.11.4-44

JEDEC Standard No. 21-C

Section	Release #	Page #
3.11.5 SDRAM Architectural and Operational Features		
See P 3.11.5-1 for detailed Table of Contents	Release 4-9r12 .	Page 3.11.5-1
3.11.5.1 – General SDRAM Functions	Rel.4r9r12r13	Page 3.11.5.1-1
3.11.5.2 – DDR Specific SDRAM Functions	Release 9r12	Page 3.11.5.2-1
3.11.5.3 – ESDRAM Specific SDRAM Functions	Release 9	Page 3.11.5.3-1
3.11.5.4 – VCSDRAM Specific SDRAM Functions	Release 9	Page 3.11.5.4-1
3.11.5.5 – DDR2 Specific SDRAM Functions	Release 13r18	Page 3.11.5.5-1
3.11.5.6 – GDDR2 Specific SDRAM Functions	Release 13	Page 3.11.5.6-1
3.11.5.7 – GDDR3 Specific SDRAM Functions	Release 14r15	Page 3.11.5.7-1
3.11.5.4 – GDDR4 Specific SDRAM Functions	Release 16	Page 3.11.5.8-1
3.11.6 – SDRAM Parametric Specifications	Release 9 ...	Page 3.11.6-1
3.11.6.1 – DDR SDRAM/SGRAM I/O Voltage	Release 9	Page 3.11.6-3
3.11.6.2 – 256M SDRAM/SGRAM REFRESH SPECIFICATION	Release 9	Page 3.11.6-3
3.11.6.3–16MB & 64MB TIMING SPECIFICATIONS (LVTTL)	Release 8	Pages 3.11.6-4⇒6
3.11.6.4 – STANDARD FOR DOUBLE DATA RATE (DDR) SDRAM/SGRAM INPUT INTERFACE SPECIFICATIONS	Release 9	Pages 3.11.6-7
3.11.6.5 – DDR SDRAM Self-Refresh Exit Timing	Release 9	Pages 3.11.6-8
3.11.6.6 – AC TIMING PARAMETERS FOR DDR SDRAMs/SGRAMs ...	Release 9	Pages 3.11.6-9⇒19
3.12. Multi-Chip Packages (MCP)	Release 16 ...	Page 3.12-1
3.12.1 – MCP	Release 17r18r18A	Page 3.12.1-1
3.12.2 – Package-on-Package (PoP) and Internal Stacked Module (ISM)	Release 17r18r18A	Page 3.12.2-1
3.12.3 – Silicon Pad Sequences	Release 16 ..	Page 3.12.3-1
3.20. MEMORY DEVICE COMPLETE SPECIFICATION APPENDIX	Release 11 ...	Page 3.20-1
3.20.1 – DDR SDRAM Device Specification	Release 11	Page 3.20-1
3.20.2 – DDR2 SDRAM Device Specification	Release 11r12	Page 3.20-1
4. MULTI-CHIP MEMORY MODULES & CARDS	Release 7r11	Page 4-1
4.1. Memory Module Nomenclature and General Features	Release 7r11r13r17r18 .	Page 4.1-1
4.1.1 Memory Module Nomenclature	Release 1-7	Page 4.1-1
4.1.2 Serial Presence Detect General Standard	Release 1-7r9r18	Page 4.1.2-1
4.1.2.1 Annex A, Table of Fundamental Memory Types	Release 8r9r12	Page 4.1.2.1-1
4.1.2.2 Annex B, Table of Superset Memory Types	Release 7r9r11	Page 4.1.2.2-1
4.1.2.3 Annex C, SPD for FP and EDO DRAM	Release 7	Page 4.1.2.3-1
4.1.2.4 Annex D, SPD for DDR SDRAM (Rev. 1.0)	Rel.7r11r12r13	Page 4.1.2.4-1
4.1.2.5 Annex E, SPD for SDR SDRAM	Release 7r8 ₂ c9r11r12	Page 4.1.2.5-1
4.1.2.6 Annex F, SPD for Addr. MX ROM	Release 7	Page 4.1.2.6-1
4.1.2.7 Annex G, SPD for Fully Buffered DIMM (Rev 1.1)	Release 9r16	Page 4.1.2.7-1
4.1.2.8 Annex H, Table of ESDRAM Attributes	Release 9	Page 4.1.2.8-1
4.1.2.9 Annex I, SPD for VCSDRAM	Release 9A	Page 4.1.2.9-1
4.1.2.10 Annex J, SPDs for DDR2 SDRAM Revisions 1.0, 1.2, and 1.3	Release 17	Page 4.1.2.10-1
4.1.2.11 Annex K, SPDs for DDR3 SDRAM Revision 1.0	Release 18 .	Page 4.1.2.11-1
4.1.3 Definition of the EE1002 and EE1002A SPD EEPROMs	Release 17	Page 4.1.3-1
4.1.4 Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor	Release 18	Page 4.1.4-1
4.2. One BYTE Modules	Release 7	Page 4.2-1
4.2.1 – 22 PIN SIP/SIMM 4 bit DRAM MODULE	Release 1-7	Page 4.2-1
4.2.2 – 24 PIN SIP/SIMM 4 bit DRAM MODULE	Release 1-7	Page 4.2-1
4.2.3 – 30 PIN SIP/SIMM 8 or 9 bit DRAM MODULE	Release 4-7	Page 4.2-1

Release 18

Section	Release #	Page #
4.2.4 – 30 PIN SIP/SIMM 1, 2, 4, 5, or 8 bits DRAM MODULE FAMILY	Release 1-7	Page 4.2-1
4.2.5 – 23/25/26/28 PIN ZIP/SIMM 1 or 4 bit DRAM MODULE FAMILY	Release 1-7	Page 4.2-2
4.2.6 – 60 PIN ZIP/SIMM 4 bit SRAM MODULE	Release 1-7	Page 4.2-2
4.2.7 – 70 PIN ZIP/SIMM 9 bit SRAM MODULE	Release 1-7	Page 4.2-2
FIGURE 4.2-1, 22, 24, & 30 PIN DRAM MODULES	Release 4-7	Page 4.2-3
FIGURE 4.2-2, 30 PIN DRAM MODULE FAMILY	Release 1-7	Page 4.2-4
FIGURE 4.2-3, 23/25/26/28 PIN DRAM MODULE FAMILY	Release 1-7	Page 4.2-5
FIGURE 4.2-4, 2 X 64K TO 1M BY 4, 60 PIN SRAM MODULE FAMILY	Release 1-7	Page 4.2-6
FIGURE 4.2-5, 64K TO 1M BY 9, 70 PIN SRAM MODULE FAMILY	Release 1-7	Page 4.2-7
4.3. Two BYTE Modules and Cards	Release 7	Page 4.3-1
4.3.1 – 76 PIN ZIP/SIMM 9 or 18 bit SRAM MODULE	Release 1-7	Page 4.3-1
4.3.2 – 40 PIN SIP/SIMM 1, 2, 4, 5, 8, 9, 16, or 18 DRAM MOD FAMILY	Release 1-7	Page 4.3-1
4.3.3 – 60 PIN DRAM 16 or 18 bit CARD FAMILY	Release 2-7	Page 4.3-1
4.3.4 – 68 PIN MULTIPLE TECHNOGY MEMORY 16 bit CARD FAMILY	Release 3-7	Page 4.3-1
FIGURE 4.3-1, 2 X 64K TO 1M BY 9, 76 PIN SRAM MODULE FAMILY	Release 1-7	Page 4.3-3
FIGURE 4.3-2, 40 PIN DRAM MODULE FAMILY	Release 1-7	Page 4.3-4
FIGURE 4.3-3A, 60 PIN DRAM CARD FAMILY PIN CONNECTIONS	Release 2-7	Page 4.3-5
FIGURE 4.3-3B, 60 PIN CARD FAMILY BLOCK DIAGRAMS	Release 2-7	Page 4.3-6
FIGURE 4.3-4A, 68 PIN MULTIPLE TECHNOLOGY CARD FAMILY	Release 3-7	Page 4.3-7
FIGURE 4.3-4B, 68 PIN MULTIPLE TECHNOLOGY CARD FAMILY FUNCTION TRUTH TABLES	Release 3-7	Page 4.3-8
4.4. Four BYTE Modules and Cards	Release 7	Page 4.4-1
4.4.1 – 64 & 72 PIN ZIP/SIMM 32 bit SRAM MODULE	Release 6-7	Page 4.4.1-1
FIGURE 4.4.1-1, 16K TO 4M BY 32, 64 & 72 PIN SRAM MODULE FAMILY	Release 6-7	Page 4.4.1-2
4.4.2 – 72 PIN SIMM 32 or 36 bit DRAM MODULE FAMILY	Release 6-7	Page 4.4.2-1
– 72 PIN SIMM 36 or 39 DRAM ECC MODULE FAMILY	Release 6-7	Page 4.4.2-1
FIGURE 4.4.2-2 A, 256K TO 256M BY 36, 72 PIN DRAM MODULE PINOUT	Release 6-7c8	Page 4.4.2-3
FIGURE 4.4.2-2 B⇒K, 72 PIN 36 BIT DRAM SIMM BLOCK DIAGRAMS	Release 6-7	Page 4.4.2-4⇒13
FIGURE 4.4.2-3 A, 256K TO 256M BY 32, 36, & 40 BIT 72 PIN DRAM MODULE	Release 6-7	Page 4.4.2-14
FIGURE 4.4.2-3 B⇒C 72 PIN 32, 36, & 40 BIT DRAM SIMM BLOCK DIAGRAMS	Release 6-7	Page 4.4.2-15⇒16
4.4.3 – 88 PIN, 32/36/39 bit DRAM CARD FAMILY	Release 6-7	Page 4.4-1
FIGURE 4.4.3-1 A, 256K TO 128M BY 36, 88 PIN DRAM CARD FAMILY	Release 6-7	Page 4.4.3-3
FIGURE 4.4.3-1 B, 256K TO 128M BY 36, 88 PIN DRAM CARD FAMILY CONFIGURATION TABLES	Release 6-7	Page 4.4.3-4
FIGURE 4.4.3-1 C, 256K TO 128M BY 36, 88 PIN DRAM CARD FAMILY BLOCK DIAG. Release 6-7	Release 6-7	Page 4.4.3-5
FIGURE 4.4.3-1 D, 256K TO 128M BY 36, 88 PIN DRAM CARD FAMILY BLOCK DIAG. Release 6-7	Release 6-7	Page 4.4.3-6
FIGURE 4.4.3-1 E, 256K TO 128M BY 36, 88 PIN DRAM CARD FAMILY BLOCK DIAG. Release 6-7	Release 6-7	Page 4.4.3-7
FIGURE 4.4.3-1 F, 256K TO 128M BY 36, 88 PIN DRAM CARD FAMILY BLOCK DIAG. Release 6-7	Release 6-7	Page 4.4.3-8
– 88 PIN, 40 bit DRAM CARD FAMILY	Release 4-7	Page 4.4.3-1
FIGURE 4.4.3-2 A, 256K TO 128M BY 40 DRAM CARD	Release 4-7	Page 4.4.3-9
FIGURE 4.4.3-2 B, 256K TO 128M BY 40 DRAM CARD PD TRUTH TABLE	Release 4-7	Page 4.4.3-10
FIGURE 4.4.3-2 C, 256K TO 64M BY 40 DRAM CARD USING BY 4 DEVICES	Release 4-7	Page 4.4.3-11
FIGURE 4.4.3-2 D, 512K TO 128M BY 40 DRAM CARD USING BY 4 DEVICES	Release 4-7	Page 4.4.3-12
FIGURE 4.4.3-2 E, 512K TO 32M BY 40 DRAM CARD USING BY 8 DEVICES	Release 4-7	Page 4.4.3-13
FIGURE 4.4.3-2 F, 1M TO 64M BY 40 DRAM CARD USING BY 8 DEVICES	Release 4-7	Page 4.4.3-14
4.4.4 – 72 PIN 32 or 36 bit DRAM SO-DIMM FAMILY	Release 5-7	Page 4.4.4-1
FIGURE 4.4.4- A 32 & 36 BIT 72 PIN DRAM SO-DIMM PINOUT, PRESENCE DETECT & CONFIGURATION TABLES	Release 6-7	Page 4.4.4-1
FIGURE 4.4.4-B-D 32 & 36 BIT DRAM SO-DIMM BLOCK DIAGRAMS	Release 5-7	Page 4.4.4-2⇒5

JEDEC Standard No. 21-C

Section	Release #	Page #
4.4.5 – 88 PIN 32 or 36 bit DRAM SO-DIMM FAMILY	Release 5-7	Page 4.4.5-1
FIGURE 4.4.5-A, 88 PIN 32 & 36 BIT DRAM SO-DIMM PINOUT	Release 6-7	Page 4.4.5-2
FIGURE 4.4.5-B, 88 PIN 32 & 36 BIT DRAM SO-DIMM PD TRUTH TABLES	Release 6-7	Page 4.4.5-3
FIGURE 4.4.5-C⇒F, 88 PIN 32 & 36 BIT DRAM SO-DIMM BLOCK DIAGRAMS	Release 6-7	Page 4.4.5-4⇒7
4.4.6 – 112 PIN 32 bits MPDRAM SO-DIMM FAMILY	Release 5-7	Page 4.4.6-1
FIGURE 4.4.6-A, 112 PIN 32 BIT MPDRAM DIMM PINOUT	Release 6-7	Page 4.4.6-2
FIGURE 4.4.6- B, C, 112 PIN 32 BIT MPDRAM DIMM PD TRUTH TABLES AND BLOCK DIAGRAMS	Release 6-7	Page 4.4.6-3, 4
4.4.7 – 80 PIN 32 bit EEPROM SIMM FAMILY	Release 4-7c8	Page 4.4.7-1
FIGURE 4.4.7-A, 128K TO 8M BY 32 EEPROM SIMM, PINOUT AND PD TABLES ..	Release 4-7	Page 4.4.7-3
FIGURE 4.4.7-B, 128K TO 8M BY 32 EEPROM SIMM BLOCK DIAGRAM	Release 4-7	Page 4.4.7-4
4.4.8 – 100 PIN 32, 36, or 40 BIT DRAM, SDRAM, ROM DIMM FAMILY ...	Release 7	Page 4.4.8-1
FIGURE 4.4.8-B & C, 32, 36, or 40 bit 100 PIN MODULE PINOUT	Release 7c8	Page 4.4.8-3, 4
FIGURE 4.4.8-D, 32, 36, or 40 bit 100 PIN MODULE PIN COMPARISON	Release 7	Page 4.4.8-5
FIGURE 4.4.8-E, 32, 36, or 40 bit 100 PIN MODULE CLOCK WIRING	Release 7c8	Page 4.4.8-6
FIGURE 4.4.8-F⇒AE, 32, 36, or 40 bit 100 PIN MODULE BLOCK DIAGRAMS	Release 7c8	Page 4.4.8-7⇒32
4.5. Eight BYTE Modules and Cards	Release 7r8r9r12	Page 4.5-1
4.5.1 – 168 PIN Buffered DRAM, 64, 72, or 80 Bit DIMM FAMILY	Release 6-7	Page 4.5.1-1
FIGURE 4.5.1-A-B, 64, 72, or 80 BIT SIMM PINOUT, TOP & BOTTOM HALVES ...	Release 4-7r9	Page 4.5.1-2,3
FIGURE 4.5.1-C, 64, 72, or 80 BIT SIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 6-7	Page 4.5.1-4
FIGURE 4.5.1-D, 64, 72, & 80 BIT DRAM SIMM Capacity Table	Release 4-7	Page 4.5.1-5
FIGURE 4.5.1-E-AB, 64, 72, & 80 BIT CONFIGURATION BLOCK DIAGRAMS ...	Release 4-c7c8	Page 4.5.1-6-29
4.5.2 – 200 PIN SDRAM, 64, 72, or 80 DIMM FAMILY	Release 5-7c8c9r11	Page 4.5.2-1
FIGURE 4.5.2-A, B, 8 -BYTE SDRAM DIMM PINOUT	Release 5-7r8r11	Page 4.5.2-3,4
FIGURE 4.5.2- C, 8-BYTE SDRAM DIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 5-7	Page 4.5.2-5
FIGURE 4.5.2-D, E, 8-BYTE SDRAM DIMM MECHANICAL KEY AND PIN DEFINITIONS .	Release 5-7	Page 4.5.2-6
FIGURE 4.5.2-F-M, 8-BYTE SDRAM DIMM BLOCK DIAGRAMS	Release 5-7	Page 4.5.2-7,14
4.5.3 – 168 PIN Unbuffered DRAM, 64, 72, or 80 DIMM FAMILY with SPD	Release 5-7	Page 4.5.3-1
FIGURE 4.5.3-A, B, 8 -BYTE DRAM DIMM PINOUT	Release 5-7r9	Page 4.5.3-2,3
FIGURE 4.5.3-D, 8-BYTE DRAM DIMM MECHANICAL KEY AND PIN DEFINITIONS ...	Release 5-7	Page 4.5.3-5
FIGURE 4.5.3-E, Pinout comparison, 168P DRAM & SDRAM	Release 5-7c8	Page 4.5.3-6
FIGURE 4.5.3- F, 8-BYTE DRAM DIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 5-7r8-1	Page 4.5.3-7
FIGURE 4.5.3-G-U, 8-BYTE DRAM DIMM BLOCK DIAGRAMS	Release 5-7r8	Page 4.5.3-8,20
4.5.4 – 168 PIN Unbuffered SDRAM, 64, 72, or 80 DIMM FAMILY with SPD	Release 5-7c8	Page 4.5.4-1
FIGURE 4.5.4-A, B, 8 -BYTE SDRAM DIMM PINOUT	Release 5-7r9	Page 4.5.4-2,3
FIGURE 4.5.4- C, 8-BYTE SDRAM DIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 5-7r8	Page 4.5.4-4
FIGURE 4.5.4-E, 8-BYTE SDRAM DIMM MECHANICAL KEY AND PIN DEFINITIONS ...	Release 5-7r8	Page 4.5.4-6
FIGURE 4.5.4-I-AK, 8-BYTE SDRAM DIMM BLOCK DIAGRAMS	Release 5-7r8r9	Page 4.5.4-10⇒38
4.5.5 – 144 PIN Unbuffered DRAM, 64, or 72, SO-DIMM FAMILY with SPD	Release 5-7r8	Page 4.5.5-1
FIGURE 4.5.5-A, B, 8 -BYTE DRAM DIMM PINOUT	Release 5-7r9	Page 4.5.5-2,3
FIGURE 4.5.5-C, 8-BYTE DRAM DIMM MECHANICAL KEY AND PIN DEFINITIONS ...	Release 5-7	Page 4.5.5-4
FIGURE 4.5.5- E, 8-BYTE DRAM DIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 5-7	Page 4.5.5-6
FIGURE 4.5.5-F-AB, 8-BYTE DRAM DIMM BLOCK DIAGRAMS	Release 5-7r8	Page 4.5.5-7⇒16
4.5.6 – 144 PIN Unbuffered SDRAM, 64, or 72 SO-DIMM FAMILY with SPD	Release 5-7	Page 4.5.6-1
FIGURE 4.5.6-A, B, 8 -BYTE DRAM DIMM PINOUT	Release 5-7r9	Page 4.5.6-2,3
FIGURE 4.5.6- C, 8-BYTE DRAM DIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 5-7	Page 4.5.6-6

Section	Release #	Page #
FIGURE 4.5.6-D, 8-BYTE DRAM DIMM MECHANICAL KEY AND PIN DEFINITIONS . . .	Release 5-7	Page 4.5.6-4
FIGURE 4.5.6-G-P, 8-BYTE DRAM DIMM BLOCK DIAGRAMS	Release 5-7	Page 4.5.6-7⇒17
4.5.7 – 168 PIN Registered SDRAM, 64, 72 or 80 DIMM FAMILY with SPD	Release 8r11	Page 4.5.7-1
FIGURE 4.5.7-A, B, 8 -BYTE DRAM DIMM PINOUT	Release 8r9	Page 4.5.7-2,3
FIGURE 4.5.7- C, 8-BYTE DRAM DIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 8	Page 4.5.7-4
FIGURE 4.5.7-D, 8-BYTE DRAM DIMM MECHANICAL KEY AND PIN DEFINITIONS	Release 8	Page 4.5.7-5
FIGURE 4.5.7-I-X, 8-BYTE DRAM DIMM BLOCK DIAGRAMS	Release 8c9r10r11	Page 4.5.7-9⇒24
4.5.8 – 144 PIN SGRAMSDRAM, 32 & 64 SO-DIMM FAMILY with SPD	Release 8r10	Page 4.5.8-1
FIGURE 4.5.8-A, B, 8 -BYTE DRAM DIMM PINOUT	Release 8r9r10	Page 4.5.8-2,3
FIGURE 4.5.8- C, 8-BYTE DRAM DIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 8	Page 4.5.8-4
FIGURE 4.5.8-D-F, 8-BYTE DRAM DIMM LAYOUT CONSIDERATIONS	Release 8	Page 4.5.8-5⇒9
FIGURE 4.5.8-G-J, 8-BYTE DRAM DIMM BLOCK DIAGRAMS	Release 8r10	Page 4.5.8-10⇒13
4.5.9 – 144 PIN SGRAM SO-DIMM FAMILY	Release 9	Page 4.5.9-1
FIGS. 4.5.9-A & B, PIN ASSIGNMENTS	Release 9	Page 4.5.9-2,3
FIGURE 4.5.9-C, CLOCK NET ROUTING	Release 9	Page 4.5.9-6
FIGURE 4.5.9-D TO G, BLOCK DIAGRAMS	Release 9	Page 4.5.9-7⇒10
4.5.10 – 184 PIN UNBUFFERED DDR SDRAM DIMM FAMILY	Release 9	Page 4.5.10-1
FIGURES. 4.5.10-A, & B, PIN ASSIGNMENTS	Release 9r12	Page 4.5.10-2,3
FIGURES. 4.5.10-C, SUMMARY OF FEATURES AND PIN DESCRIPTION	Release 9	Page 4.5.10-4
FIGURE 4.5.10-D, SPD TABLE & INFORMATION	Release 9	Page 4.5.10-5
FIGURE 4.5.10-E, COMPARISON OF 184 PIN UNBUFFERED SDR SDRAM & DDR SDRAM DIMM--	Release 9	Page 4.5.10-6
FIGURE 4.5.10-F, KEYING METHODOLOGY	Release 9	Page 4.5.10-7
FIGURE 4.5.10-G & H, VDDID DEFINITION	Release 9	Page 4.5.10-8 & 9
FIGURES 4.5.10-I through P, CONFIGURATION BLOCK DIAGRAM--	Release 9	Page 4.5.10-10⇒17
4.5.11 – 184 PIN UNBUFFERED SDR SDRAM DIMM FAMILY	Release 10	Page 4.5.11-1
FIGURES. 4.5.11-A, & B, PIN ASSIGNMENTS	Release 10	Page 4.5.11-2,3
FIGURES. 4.5.11-C, SUMMARY OF FEATURES AND PIN DESCRIPTION	Release 10	Page 4.5.11-4
FIGURE 4.5.11-D, SPD TABLE & INFORMATION	Release 10	Page 4.5.11-5
FIGURE 4.5.11-E, COMPARISON OF 184 PIN UNBUFFERED SDR SDRAM & DDR SDRAM DIMM--	Release 10	Page 4.5.11-6
FIGURE 4.5.11-F, KEYING METHODOLOGY	Release 10	Page 4.5.11-7
FIGURE 4.5.11-G & H, VDDID DEFINITION	Release 10	Page 4.5.11-8 & 9
FIGURE 4.5.11-I & J, CLOCK LAYOUT	Release 10	Page 4.5.11-10 & 11
FIGURE 4.5.11-G & H, FET SWITCH STRUCTURE	Release 10	Page 4.5.11-12
FIGURES 4.5.11-L through U, CONFIGURATION BLOCK DIAGRAM--	Release 10	Page 4.5.11-13⇒23
4.5.12 – 184 PIN DIMM FAMILY SUPPLEMENTARY DESIGN STANDARDS	Release 10	Page 4.5.12-1, 2
FIGURES 4.5.12-A through Q, CONFIGURATION BLOCK DIAGRAM--	Release 10	Page 4.5.12-3⇒19
FIGURE 4.5.12-R & S, CLOCK LAYOUT	Release 10	Page 4.5.12-20⇒ 23
FIGURES. 4.5.12-TA, & TB, 184P DDR REGISTERED DIMM PIN ASSIGNMENTS	Release 10	Page 4.5.12-24⇒26
4.5.13 – 144 & 168 PIN PROCESSOR ENHANCED MEMORY MODULE FAMILIES WITH EDO-DRAM OR SDRAM	Release 10	Page 4.5.13-1
4.5.13.1, PEMM SPECIFIC TERMS AND DEFINITIONS	Release 10	Page 4.5.13-2
4.5.13.2, PEMM MODES OF OPERATION	Release 10	Page 4.5.13-3⇒7
4.5.13.3, REPRESENTATIVE BLOCK DIAGRAMS	Release 10	Page 4.5.13-8⇒12
4.5.14 – 240 PIN UNBUFFERED AND REGISTERED DDR2 SDRAM DIMM FAMILY	Release 12	Page 4.5.14-1
FIGURES 4.5.14-A, & B, PIN ASSIGNMENTS	Release 12	Page 4.5.14-2,3
FIGURE 4.5.14-C, PIN DESCRIPTION	Release 12	Page 4.5.14-4

JEDEC Standard No. 21-C

Section	Release #	Page #
FIGURE 4.5.14-D, PIN SUMMARY	Release 12	Page 4.5.14-5
4.6. Sixteen BYTE Modules	Release 7	Page 4.6-1
4.6.1 - 278 PIN Buffered SDRAM, 144 Bit DIMM FAMILY	Release 7	Page 4.6.1-1
FIGURE 4.6.1-A,B,C, 144 BIT SIMM PINOUT, TOP, MIDDLE, & BOTTOM PARTS	Release 7c8	Page 4.6.1-2,3,4
FIGURE 4.6.1-D, 144 BIT SIMM PRESENCE DETECT & CONFIGURATION TABLES	Release 7	Page 4.6.1-5
FIGURE 4.6.1-E, F, 144 BIT SDRAM DIMM MECHANICAL KEY AND PIN DEFINITIONS	Release 5-7	Page 4.6.1-6
FIGURE 4.6.1-G, H, 144 BIT SDRAM CONFIGURATION BLOCK DIAGRAMS	Release 7	Page 4.6.1-7, 8
4.7. Mobile Platform Memory Module Thermal Sensor Component Spec.	Release 15	Page 4.7-1
4.20 - MODULE SPECIFICATION ANNEX	Release 11r12r13r14r15r16r17r18	Page 4.20-1
4.20.1 - Standard Template for JEDEC Module Specification Standards	Release 11	Page 4.20.1-1⇒4
4.20.2 - 168 Pin PC133 SDRAM Registered DIMM Design Specification	Release 11	Page 4.20.2-1⇒71
4.20.3 - 144 Pin PC133 SDRAM Unbuffered SO-DIMM Reference Design Specification	Release 11	Page 4.20.3-1⇒26
4.20.4 - 184 Pin PC1600/2100 DDR SDRAM Registered DIMM Design Specification	Release 11r12	Page 4.20.4-1⇒61
4.20.5 - 184 Pin PC1600/2100 DDR SDRAM Unbuffered DIMM Design Specification	Release 11r12	Page 4.20.5-1⇒41
4.20.6 - 200 Pin PC3200/PC2700 DDR SDRAM Unbuffered SO-DIMM Reference Design Spec.	Release 11r13	Page 4.20.6-1⇒28
4.20.7 - 184 Pin, PC2700/3200 DDR SDRAM Registered DIMM Reference Design Specification, Rev. 2.09	Release 12r14r15r16	Page 4.20.7-1⇒76
4.20.8 - 184 Pin, PC3200/PC2700 DDR SDRAM Unbuffered DIMM with TSOP-Based DRAMs Reference Design Specification	Release 12r13	Page 4.20.8-1⇒44
4.20.9 - 100 Pin, DDR SDRAM Unbuffered 32b DIMM Reference Design Specification, Rev 1.1	Release 13r14	Page 4.20.9-1⇒32
4.20.10 - 240-Pin PC2-3200/4200/5300/6400 DDR2 SDRAM Registered DIMM Reference Design Specification, Rev. 3.98	Release 14r15r16r18	Page 4.20.10-1⇒194
4.20.11 - 200-Pin PC2-6400/PC2-5300/PC2-4200/PC2-3200 DDR2 SDRAM Unbuffered SO-DIMM Reference Design Specification, Rev. 2.5	Release 18	Page 4.20.11-1⇒58
4.20.12 - 214-Pin PC2-4200/PC2-3200 DDR2 SDRAM Unbuffered MicroDIMM Reference Design Specification, Rev 0.5	Release 14	Page 4.20.12-1⇒28
4.20.13 - 240-Pin PC2-3200/4200/5300/6400 DDR2 SDRAM Unbuffered DIMM Reference Design Specification, Rev. 3.1	Release 14r15r16r18	Page 4.20.13-1⇒87
4.20.14 - 244-Pin, PC2-4200/PC2-3200 DDR2 SDRAM Registered Mini-DIMM Reference Design Specification, Rev. 2.0	Release 16	Page 4.20.14-1⇒47
4.20.15 - 240-Pin, PC2-4200/PC2-5300/PC2-6400 DDR2 SDRAM Fully Buffered DIMM Reference Design Specification, Rev. 3.0	Release 16	Page 4.20.15-1⇒102
4.20.16 - 144-Pin, EP2-2100 DDR2 SDRAM 32b-SO-DIMM Reference Design Specification, Rev. 1.0	Release 16	Page 4.20.16-1⇒136
4.20.17 - 214-Pin PC2-12800/ DDR3 SDRAM Unbuffered MicroDIMM Reference Design Specification, Rev 0.34	Release 17	Page 4.20.17-1⇒30
4.20.18 - 204-Pin PC3-6400/PC3-8500/PC3-10600 DDR3 SDRAM Unbuffered SO-DIMM Reference Design Specification, Rev. 1.0	Release 17r18r18A	Page 4.20.18-1⇒66
4.20.19 - 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Unbuffered DIMM Reference Design Specification, Rev. 1.0	Release 18r18A	Page 4.20.19-1⇒69
4.20.20 - 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registerd DIMM Reference Design Specification, Rev. 0.80	Release 18	Page 4.20.20-1⇒40
4.20.20.A - Annex A, R/C A in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registerd DIMM Reference Design Specification	Release 18	Page 4.20.20-A1⇒18
4.20.20.B - Annex B, R/C B in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registerd DIMM Reference Design Specification	Release 18	Page 4.20.20-B1⇒18
4.20.20.C - Annex C, R/C C in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registerd DIMM Reference Design Specification	Release 18	Page 4.20.20-C1⇒18

Section	Release #	Page #
4.20.20.D – Annex D, R/C D in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-D1⇒22
4.20.20.E – Annex E, R/C E in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-E1⇒22
4.20.20.F – Annex F, R/C F in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-F1⇒22
4.20.20.G – Annex G, R/C G in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-G1⇒22
4.20.20.H – Annex H, R/C H in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-H1⇒22
4.20.20.J – Annex J, R/C J in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-J1⇒18
4.20.20.K – Annex K, R/C K in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-K1⇒18
4.20.20.L – Annex L, R/C L in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-L1⇒18
4.20.20.M – Annex M, R/C M in 204-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Reference Design Specification	Release 18	Page 4.20.20-M1⇒18
5 PROGRAMMABLE LOGIC AND ASIC DEVICES	Release 1	Page 5-1
5.1 Pin Out Standards	Release 1	Page 5-1
5.1.1 PIN-OUT STANDARDS FOR PLD DIP TO SCC CONVERSION	Release 4	Page 5-1
5.1.1.1 – 20 PIN DIP to 20 TERMINAL SCC, 0.350" BY 0.350", Fig. 5-1	Release 1	Page 5-1
5.1.1.2 – 24 PIN DIP to 28 TERMINAL SCC, 0.450" BY 0.450", Fig. 5-2	Release 1	Page 5-1
5.1.1.3 – 28 PIN DIP to 28 TERMINAL SCC, 0.450" BY 0.450", Fig. 5-2	Release 1	Page 5-1
5.1.1.4 – 24 PIN FUNCTIONS IN 28 PIN DIP & 28 TERMINAL SCC, Fig. 5-9	Release 1	Page 5-1
5.1.1.5 – 20 PIN FUNCTIONS IN 28 TERMINAL SCC AND 24 PIN DIP FOR HIGH SPEED OPERATION, Fig. 5-11	Release 4	Page 5-1
5.1.2 POWER PIN LOCATIONS FOR PLD and ASIC DEVICES	Release 1	Page 5-1
5.1.2.1 – POWER PIN LOCATIONS FOR ECL PLD IN DIP	Release 1	Page 5-1
5.1.2.2 – POWER PIN LOCATIONS FOR TTL PLD IN DIP and CC	Release 1	Page 5-1
5.1.2.3 – POWER PIN LOCATIONS FOR TTL PROGRAMMABLE ASIC IN DIP and CC	Release 1	Page 5-1
5.1.2.4 – POWER PIN LOCATIONS FOR PLD IN 132 PIN QFP	Release 1	Page 5-1
5.1.3 Nomenclature for FPLD	Release 1	Page 5-1
5.1.4 PLD Data Transfer Format	Release 1	Page 5-1
5.1.5 PLD Standard OUTPUT LOADS	Release 5	Page 5-1
FIGURE 5-1, 20 PIN DIP TO 20 TERMINAL CC PLD CONVERSION	Release 1	Page 5-3
FIGURE 5-2, 24 & 28 PIN DIP TO 27 TERMINAL CC CONVERSION	Release 2	Page 5-4
FIGURE 5-3, POWER PIN PLACEMENT FOR ECL PLD	Release 1	Page 5-5
FIGURE 5-4, 40 PIN DIP PLD POWER PIN PLACEMENT	Release 1	Page 5-6
FIGURE 5-5, 44 TERMINAL CC POWER PIN PLACEMENT	Release 1	Page 5-7
FIGURE 5-6, 48 & 64 PIN DIP ASIC POWER PIN PLACEMENT	Release 1	Page 5-8
FIGURE 5-7, 52, 68, & 84 TERMINAL CC ASIC POWER PIN PLACEMENT	Release 1	Page 5-9
FIGURE 5-8A, PLD STANDARD LOADS, DEFINITIONS	Release 5	Page 5-11
FIGURE 5-8B, PLD STANDARD LOAD CIRCUIT	Release 5	Page 5-12
FIGURE 5-8C, PLD OUTPUT LOAD CALCULATIONS	Release 5	Page 5-13
FIGURE 5-8D, PLD AC LOAD LINES	Release 5	Page 5-14
FIGURE 5-9, 24 PIN PLD FUNCTIONS IN 28 PIN DIP AND SCC	Release 3	Page 5-15
FIGURE 5-10, 132 PIN PQFP POWER PIN LOCATIONS	Release 3	Page 5-16
FIGURE 5-11, HIGH SPEED PINOUT FOR 20 PIN PLD FUNCTIONS	Release 4	Page 5-17

JEDEC Standard No. 21-C

Section	Release #	Page #
6 APPLICABLE OTHER DOCUMENTS	Release 1	Page 6-1
6.1 - Standard Manufacturers Identification Code., JEDEC Publication No. 106A	Release 1	Page 6-1
6.2 - Interface Standard for Low Voltage TTL-Compatible Devices (LVTTTL), JEDEC Standard No. 8 and Addendum No. 1	Release 1	Page 6-1
6.3 - Package Outlines, JEDEC Publication 95	Release 1	Page 6-1
6.4 - PLD Data Transfer Format, JEDEC Standard 3-B	Release 1	Page 6-1
6.5 - Nomenclature for FPLD, EIA Standard RS-428	Release 1	Page 6-1
6.6 - DDR SDRAM Device Specification, JESD-79	Release 11	Page 6-1
6.7 - DDR SDRAM Device Specification, JESD-79-2	Release 16	Page 6-2
6.8 - DDR SDRAM Device Specification, JESD-79-3	Release 16	Page 6-2
6.9 - Specialty DDR2-1066 SDRAM Specification, JESD208	Release 17	Page 6-2
6.10 - LPDDR SDRAM Specification, JESD290	Release 17	Page 6-2
Annex A - (Informative) Differences Between Release 18 and Release 17 .	Release 18	Page A-1