Standards & Documents Search

Item 11-1072

Package Designator:  PDSO-G#_...

Committee(s): JC-11, JC-11.11

JEP95 Registrations Main Page

Free download. Registration or login required.

This standard defines the specifications of interface parameters, signaling protocols, environmental requirements, packaging, and other features for a solid state drive (SSD) targeted primarily at automotive applications.

Committee(s): JC-64, JC-64.8

Free download. Registration or login required.

Designator: PBGA-B#[#]_i0P35...

Item: 11-1076 

Committee(s): JC-11

JEP95 Registrations Main Page

Free download. Registration or login required.

This document replaces all prior versions; however, JESD223E August 2022 (version 4.0) remains available for reference purposes.

This standard describes a functional specification of the Host Controller Interface (HCI) for Universal Flash Storage (UFS). The objective of UFSHCI is to provide a uniform interface method of accessing the UFS hardware capabilities so that a standard/common Driver can be provided for the Host Controller. The common Driver would work with UFS host controller from any vendor. This standard includes a description of the hardware/software interface between system software and the host controller hardware. It is intended for hardware designers, system builders and software developers. This standard is a companion document to [UFS], Universal Flash Storage (UFS). The reader is assumed to be familiar with [UFS], [MIPI-UNIPRO], and [MIPI-M-PHY].

Clause 4 provides a brief overview of the architectural overview of UFS. Clause 5 describes the register interface of UFSHCI. Clause 6 describes the data structure used by UFSHCI. Clause 7 provides a theory of operation for UFSHCI. Clause 8 describes the error recovery process for UFSHCI.

Committee(s): JC-64, JC-64.1

Available for purchase: $220.00 Add to Cart

Paying JEDEC Members may login for free access.

Designator: XBMA-H736_I1p0_R78p0x23p0Z2p6

Item #:  11.14-232

Committee(s): JC-11, JC-11.14

JEP95 Registrations Main Page

Free download. Registration or login required.

This standard defines the labels that shall be applied to all DDR5 memory modules to fully describe the key attributes of the module. The label can be in the form of a stick-on label, silk screened onto the assembly, or marked using an alternate customer-readable format. A readable point size should be used, and the number can be printed in one or more rows on the label. Hyphens may be dropped when lines are split, or when font changes sufficiently.

Committee(s): JC-45

Free download. Registration or login required.

Designator: SBGA-M16148[49588]_D0p068...

Item #: 4-1056

Committee(s): JC-11

JEP95 Registrations Main Page

Free download. Registration or login required.

This standard, JESD318-F0-RCE, “LPDDR5/5X Compression Attached Memory Module (CAMM2) Raw Card E Annex”, defines the design detail of eight x16 subchannels from four 315-ball dual channel LPDDR5/5x devices.

Committee(s): JC-45

Free download. Registration or login required.

This standard, JESD323-B4-RCD, “DDR5 Clocked Unbuffered Dual Inline Memory Module with 4-bit ECC (EC4 CUDIMM) Raw Card D Annex” defines the design detail of x8, 1 Package Rank DDR5 ECC CUDIMM with Clock Driver.

Committee(s): JC-45, JC-45.3

Free download. Registration or login required.

This standard, JESD323-A0-RCA, “DDR5 Clocked Unbuffered Dual Inline Memory Module (CUDIMM) Raw Card A Annex” defines the design detail of x8, 1 Package Rank DDR5 NECC CUDIMM with Clock Driver.

Committee(s): JC-45, JC-45.3

Free download. Registration or login required.

This standard, JESD324-V0-RCC, "DDR5 Clocked Small Outline Dual Inline Memory Module (CSODIMM) RawCard C Annex" defines the design detail of x16, 1 Package Ranks DDR5 CSODIMM with Clock Driver.

Committee(s): JC-45.3

Free download. Registration or login required.

This standard defines the Low Power Double Data Rate interface for Non-Volatile Memory (LPDDR4XNVM) Standard. This standard describes features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements

for a JEDEC compliant 16 bit single channel LPDDR4X-NVM device. LPDDR4X-NVM density ranges from 128Mb through 32Gb.

Committee(s): JC-42, JC-42.6

Free download. Registration or login required.

This standard establishes the procedure for testing, evaluating, and classifying components and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD). The purpose (objective) of this standard is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels. NOTE Data previously generated with testers meeting all waveform criteria of ANSI/ESD STM5.1-2007 or JESD22A-114F shall be considered valid test data.

Also available JTR-001-01-12: User Guide of ANSI/ESDA/JEDEC JS-001, Human Body Model Testing of Integrated Circuits

Committee(s): JC-14, JC-14.1

Free download. Registration or login required.

This standard defines the form, fit and function of SODIMM DDR5 connectors for modules supporting channels with transfer rates 6.4 GT/S and beyond. It contains mechanical, electrical and reliability requirements for a one-piece connector mated to a module with nominal thickness of 1.20 mm. The intent of this document is to provide performance standards to enable connector, system designers and manufacturers to build, qualify and use the SODIMM DDR5 connectors in client and server platforms. Item 14-226

Committee(s): JC-11, JC-11.14

JEP95 Registrations Main Page

Free download. Registration or login required.

This standard defines the overall specifications, interface parameters, signaling protocols, and features for a CXL® Memory Controller ASIC. The standard includes pinout information, functional description, and configuration interface. This standard, along with other Referenced Specifications, should be treated as a whole for the purposes of defining overall functionality for CXL® Memory Controller (referred to as CMC).

Committee(s): JC-40

Free download. Registration or login required.

This standard provides a reference specification for systems and device management capabilities found in CXL memory devices. It is intended to target, but may not be limited to, CXL memory FRUs that are based on PCIe Gen 5 and compliant to the CXL 2.0 Specification or later.

Committee(s): JC-40, JC-45

Free download. Registration or login required.

This document specifies standard temperature ranges that may be used, by way of referencing JESD402-1, in other standards, specifications, and datasheets when defining temperature related specifications.

Committee(s): JC-42

Free download. Registration or login required.

The publication provides methodologies for measurements to qualify a new semiconductor wafer process.

Committee(s): JC-14, JC-14.2

Free download. Registration or login required.

Designator: PBGA-B#[#]_I80...

Item: 11-1064

Cross Reference: DR4.5

Committee(s): JC-11, JC-11.11

JEP95 Registrations Main Page

Free download. Registration or login required.