Global Standards for the Microelectronics Industry
Standards & Documents Search
Displaying 1 - 2 of 2 documents.
Title | Document # | Date |
---|---|---|
FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES |
JEP122H | Sep 2016 |
This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method. This publication also provides guidance in the selection of reliability modeling parameters, namely functional form, apparent thermal activation energy values and sensitivity to stresses such as power supply voltage, substrate current, current density, gate voltage, relative humidity, temperature cycling range, mobile ion concentration, etc. Committee(s): JC-14.2 Available for purchase: $163.00 Add to Cart Paying JEDEC Members may login for free access. |
||
THERMAL SHOCK |
JESD22-A106B.02 | Jan 2023 |
This test is conducted to determine the robustness of a device to sudden exposure to extreme changes in temperature and to the effect of alternate exposures to these extremes. Free download. Registration or login required. |