Standards & Documents Search

Displaying 1 - 1 of 1 documents.

Title Document # Date

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS:

 JESD82 Jul 2000

This specification is a reference for Registered DDR DIMM designers. JESD82 defines the physical, electrical, interface and timing requirements of a 1:10 PLL clock driver for DDR Registered DIMMs from DDR200 to DDR266 as refined in revision C of JEDEC Standard 21-C (JESD21-C). JESD82 was also written to meet the future performance requirements of Registered DIMMs for DDR300 and DDR333.

Committee(s): JC-40

Free download. Registration or required.

Search by Keyword or Document Number

or Reset