Forgot Password | Site Login
Go to main content
®

Global Standards for the Microelectronics Industry

Main menu

  • Standards & Documents
    • Search Standards & Documents
    • Recently Published Documents
    • Technology Focus Areas
      • Main Memory: DDR4 & DDR5
      • Mobile Memory: LPDDR, Wide I/O
      • Flash Memory: SSDs, UFS, e.MMC, XFMD
      • Memory Configurations: JESD21-C
      • Memory Module Design File Registrations
      • Wide Bandgap Power Semiconductors: GaN, SiC
      • Registered Outlines: JEP95
      • JEP30: Part Model Guidelines
      • ESD: Electrostatic Discharge
      • Lead-Free Manufacturing
    • Type Registration, Data Sheets
    • Order JEDEC Standard Manufacturer's ID Code
    • Order ID Code for Low Power Memories
    • Copyright Information
    • Document Translation
    • About JEDEC Standards
  • Committees
    • All Committees
    • JC-11: Mechanical Standardization
    • JC-13: Government Liaison
    • JC-14: Quality and Reliability of Solid State Products
    • JC-15: Thermal Characterization Techniques for Semiconductor Packages
    • JC-16: Interface Technology
    • JC-40: Digital Logic
    • JC-42: Solid State Memories
    • JC-45: DRAM Modules
    • JC-63: Multiple Chip Packages
    • JC-64: Embedded Memory Storage & Removable Memory Cards
    • JC-70: Wide Bandgap Power Electronic Conversion Semiconductors
  • News
    • News
    • JEDEC Awards: 2022 Honorees
    • JEDEC Awards: Distinguished Members Recognition
    • In Memoriam
    • JEDEC Quality & Reliability Task Group in China
    • Media Kit
  • Events & Meetings
    • All Events & Meetings
    • JEDEC DDR5 Workshop: Presentations for Sale
  • Join
    • Apply for Membership
    • Membership Benefits
    • Membership Dues & Details
  • About
    • Overview
    • Activities
    • JEDEC History
      • Pre-1960s
      • 1960s
      • 1970s
      • 1980s
      • 1990s
      • 2000s
      • 2010s
    • Member List
    • Board of Directors
    • Committee Chairs
    • Policies & Governance
    • Patent Policy
    • Contact
    • RSS Feeds
    • JEDEC Staff
    • Website Help
    • Year in Review: 2022
  • Login required Members Area

Main menu

  • Standards & Documents
    • Search Standards & Documents
    • Recently Published Documents
    • Technology Focus Areas
      • Main Memory: DDR4 & DDR5
      • Mobile Memory: LPDDR, Wide I/O
      • Flash Memory: SSDs, UFS, e.MMC, XFMD
      • Memory Configurations: JESD21-C
      • Memory Module Design File Registrations
      • Wide Bandgap Power Semiconductors: GaN, SiC
      • Registered Outlines: JEP95
      • JEP30: Part Model Guidelines
      • ESD: Electrostatic Discharge
      • Lead-Free Manufacturing
    • Type Registration, Data Sheets
    • Order JEDEC Standard Manufacturer's ID Code
    • Order ID Code for Low Power Memories
    • Copyright Information
    • Document Translation
    • About JEDEC Standards
  • Committees
    • All Committees
    • JC-11: Mechanical Standardization
    • JC-13: Government Liaison
    • JC-14: Quality and Reliability of Solid State Products
    • JC-15: Thermal Characterization Techniques for Semiconductor Packages
    • JC-16: Interface Technology
    • JC-40: Digital Logic
    • JC-42: Solid State Memories
    • JC-45: DRAM Modules
    • JC-63: Multiple Chip Packages
    • JC-64: Embedded Memory Storage & Removable Memory Cards
    • JC-70: Wide Bandgap Power Electronic Conversion Semiconductors
  • News
    • News
    • JEDEC Awards: 2022 Honorees
    • JEDEC Awards: Distinguished Members Recognition
    • In Memoriam
    • JEDEC Quality & Reliability Task Group in China
    • Media Kit
  • Events & Meetings
    • All Events & Meetings
    • JEDEC DDR5 Workshop: Presentations for Sale
  • Join
    • Apply for Membership
    • Membership Benefits
    • Membership Dues & Details
  • About
    • Overview
    • Activities
    • JEDEC History
      • Pre-1960s
      • 1960s
      • 1970s
      • 1980s
      • 1990s
      • 2000s
      • 2010s
    • Member List
    • Board of Directors
    • Committee Chairs
    • Policies & Governance
    • Patent Policy
    • Contact
    • RSS Feeds
    • JEDEC Staff
    • Website Help
    • Year in Review: 2022
  • Login required Members Area

Standards & Documents Search

Displaying 1 - 2 of 2 documents.

Title Document # Datesort ascending

204-Pin EP3-6400/EP3-8500/EP3-10600/EP3-12800 DDR3 SDRAM 72b-S0-DIMM Design Specification

MODULE4.20.21 Aug 2012

Release 22. Item 2189.17

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or login required.

100-Pin DDR SDRAM Unbuffered 32b-DIMM Design Specification

MODULE4.20.9 Nov 2004

Release No. 14

Committee(s): JC-42, JC-45

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or login required.

Search by Keyword or Document Number

or Reset

Filter by committees:

  • JC-42: Solid State Memories (1) Apply JC-42: Solid State Memories filter
  • (-) Remove JC-45: DRAM Modules filter JC-45: DRAM Modules

Filter by document type:

  • MODULE (4, 4.2, 4.3, 4.4, 4.5, 4.6, 4.7 Modules) (2) Apply MODULE (4, 4.2, 4.3, 4.4, 4.5, 4.6, 4.7 Modules) filter

Filter by keywords:

  • (-) Remove module filter module
  • 72-bit (1) Apply 72-bit filter
  • 100 pin (1) Apply 100 pin filter
  • DDR (1) Apply DDR filter
  • DDR3 (1) Apply DDR3 filter
  • DIMM (1) Apply DIMM filter
  • memory (1) Apply memory filter
  • pinout (1) Apply pinout filter
  • SDRAM (2) Apply SDRAM filter
  • SO-DIMM (1) Apply SO-DIMM filter
  • SO-RDIMM (1) Apply SO-RDIMM filter
  • SO-UDIMM (1) Apply SO-UDIMM filter
  • SODIMM (1) Apply SODIMM filter
  • unbuffered (1) Apply unbuffered filter
  • Terms & Conditions
  • Privacy Policy
  • Contact Us
  • Refund Policy
  • Website Help
  • Login

Copyright © 2023 JEDEC. All Rights Reserved.

User login