Forgot Password | Site Login
Go to main content
®

Global Standards for the Microelectronics Industry

Main menu

  • Standards & Documents
    • Search Standards & Documents
    • Recently Published Documents
    • Technology Focus Areas
      • Main Memory: DDR4 & DDR5
      • Mobile Memory: LPDDR, Wide I/O
      • Flash Memory: SSDs, UFS, e.MMC
      • Memory Configurations: JESD21-C
      • Memory Module Design File Registrations
      • Wide Bandgap Power Semiconductors: GaN, SiC
      • Registered Outlines: JEP95
      • JEP30: Part Model Guidelines
      • ESD: Electrostatic Discharge
      • Lead-Free Manufacturing
    • Type Registration, Data Sheets
    • Order JEDEC Standard Manufacturer's ID Code
    • Order ID Code for Low Power Memories
    • Copyright Information
    • Document Translation
    • About JEDEC Standards
  • Committees
    • All Committees
    • JC-11: Mechanical Standardization
    • JC-13: Government Liaison
    • JC-14: Quality and Reliability of Solid State Products
    • JC-15: Thermal Characterization Techniques for Semiconductor Packages
    • JC-16: Interface Technology
    • JC-40: Digital Logic
    • JC-42: Solid State Memories
    • JC-45: DRAM Modules
    • JC-63: Multiple Chip Packages
    • JC-64: Embedded Memory Storage & Removable Memory Cards
    • JC-70: Wide Bandgap Power Electronic Conversion Semiconductors
  • News
    • News
    • JEDEC Awards: 2021 Honorees
    • JEDEC Quality & Reliability Task Group in China
    • Media Kit
  • Events & Meetings
    • All Events & Meetings
    • ROCS Workshop: Papers for Sale
  • Join
    • Apply for Membership
    • Membership Benefits
    • Membership Dues & Details
  • About
    • Overview
    • Activities
    • JEDEC History
      • Pre-1960s
      • 1960s
      • 1970s
      • 1980s
      • 1990s
      • 2000s
      • 2010s
    • Member List
    • Board of Directors
    • Committee Chairs
    • Policies & Governance
    • Patent Policy
    • Contact
    • RSS Feeds
    • JEDEC Staff
    • Year in Review: 2020
  • Login required Members Area

Main menu

  • Standards & Documents
    • Search Standards & Documents
    • Recently Published Documents
    • Technology Focus Areas
      • Main Memory: DDR4 & DDR5
      • Mobile Memory: LPDDR, Wide I/O
      • Flash Memory: SSDs, UFS, e.MMC
      • Memory Configurations: JESD21-C
      • Memory Module Design File Registrations
      • Wide Bandgap Power Semiconductors: GaN, SiC
      • Registered Outlines: JEP95
      • JEP30: Part Model Guidelines
      • ESD: Electrostatic Discharge
      • Lead-Free Manufacturing
    • Type Registration, Data Sheets
    • Order JEDEC Standard Manufacturer's ID Code
    • Order ID Code for Low Power Memories
    • Copyright Information
    • Document Translation
    • About JEDEC Standards
  • Committees
    • All Committees
    • JC-11: Mechanical Standardization
    • JC-13: Government Liaison
    • JC-14: Quality and Reliability of Solid State Products
    • JC-15: Thermal Characterization Techniques for Semiconductor Packages
    • JC-16: Interface Technology
    • JC-40: Digital Logic
    • JC-42: Solid State Memories
    • JC-45: DRAM Modules
    • JC-63: Multiple Chip Packages
    • JC-64: Embedded Memory Storage & Removable Memory Cards
    • JC-70: Wide Bandgap Power Electronic Conversion Semiconductors
  • News
    • News
    • JEDEC Awards: 2021 Honorees
    • JEDEC Quality & Reliability Task Group in China
    • Media Kit
  • Events & Meetings
    • All Events & Meetings
    • ROCS Workshop: Papers for Sale
  • Join
    • Apply for Membership
    • Membership Benefits
    • Membership Dues & Details
  • About
    • Overview
    • Activities
    • JEDEC History
      • Pre-1960s
      • 1960s
      • 1970s
      • 1980s
      • 1990s
      • 2000s
      • 2010s
    • Member List
    • Board of Directors
    • Committee Chairs
    • Policies & Governance
    • Patent Policy
    • Contact
    • RSS Feeds
    • JEDEC Staff
    • Year in Review: 2020
  • Login required Members Area

Standards & Documents Search

Displaying 1 - 2 of 2 documents.

Title Document # Datesort ascending

Package-on-Package (PoP) and Internal Stacked Module (ISM)

MCP3.12.2 Jan 2012

Release No. 22.
Item 48.18, 48.24, 48.26, 38.21b, 48.06a, 38.26, 48.28, 48.29

Committee(s): JC-63

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or login required.

Design Requirements - Internal Stacking Module, Land Grid Array Packages with External Interconnect Terminals (ISM).

DG-4.21A Feb 2007

Item 11.2-699(S)

Committee(s): JC-11

JEP95 Registrations Main Page

Free download. Registration or login required.

Search by Keyword or Document Number

or Reset

Filter by committees:

  • JC-11: Mechanical Standardization (1) Apply JC-11: Mechanical Standardization filter
  • JC-63: Multiple Chip Packages (1) Apply JC-63: Multiple Chip Packages filter

Filter by document type:

  • DG- (Design Guideline) (1) Apply DG- (Design Guideline) filter
  • MCP (3.12 Multi Chip Packages) (1) Apply MCP (3.12 Multi Chip Packages) filter

Filter by keywords:

  • (-) Remove Internal filter Internal
  • External Interconnect (1) Apply External Interconnect filter
  • Grid Array (1) Apply Grid Array filter
  • ISM (1) Apply ISM filter
  • Land (1) Apply Land filter
  • LPDDR2 (1) Apply LPDDR2 filter
  • MCP (1) Apply MCP filter
  • Multibus (1) Apply Multibus filter
  • Package-on-Package (1) Apply Package-on-Package filter
  • PoP (1) Apply PoP filter
  • Stacked (1) Apply Stacked filter
  • Stacking Module (1) Apply Stacking Module filter
  • Variations (1) Apply Variations filter
  • Terms & Conditions
  • Privacy Policy
  • Contact Us
  • Refund Policy
  • Login
  • Follow us on Twitter

Copyright © 2021 JEDEC. All Rights Reserved.

User login