Global Standards for the Microelectronics Industry
Standards & Documents Search
Displaying 1 - 1 of 1 documents.
CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATIONStatus: ReaffirmedJune 2012
This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ produc families, as well as individual solid state surface-mount products.