Standards & Documents Search

Displaying 86 - 90 of 100 documents. Show 5 | 10 | 20 | 40 | 60 results per page.

Title	Document #	Date
SUPERSEDED BY THE TEST METHODS INDICATED BY 'JESD22-' Status: Superseded	JESD22- B	Jan 2000
A complete set of test methods can be obtained from Global Engineering Documents A list of RAND License Assurance/Disclosure Forms is available to JEDEC members on the restricted Members' website. Non-members may obtain individual Assurance/Disclosure forms by requesting them from the JEDEC office. Committee(s): JC-14.1
SYMBOL AND LABEL FOR ELECTROSTATIC SENSITIVE DEVICES Status: Reaffirmed October 1988, September 1996, September 2009, May 2018, October 2024	JESD471	Feb 1980
This standard will be useful to anyone engaged in handling semiconductor devices and integrated circuits that are subject to permanent damage due to electrostatic potentials. The standard establishes a symbol and label that will gain the attention of those persons who might inflict electrostatic damage to the device. The label which is placed on the lowest practical level of packaging contains the words 'ATTENTION - OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC SENSITIVE DEVICES'. The symbol contained in this label, which may be used on the device itself, shows a hand in a triangle with a bar through it. Formerly known as EIA-471. A list of RAND License Assurance/Disclosure Forms is available to JEDEC members on the restricted Members' website. Non-members may obtain individual Assurance/Disclosure forms by requesting them from the JEDEC office. Committee(s): JC-14, JC-14.3 Free download. Registration or login required.
Temperature Cycling	JESD22-A104F.01	Apr 2023
This standard applies to single-, dual- and triple-chamber temperature cycling in an air or other gaseous medium and covers component and solder interconnection testing. A list of RAND License Assurance/Disclosure Forms is available to JEDEC members on the restricted Members' website. Non-members may obtain individual Assurance/Disclosure forms by requesting them from the JEDEC office. Committee(s): JC-14.1 Free download. Registration or login required.
TEMPERATURE, BIAS, AND OPERATING LIFE	JESD22-A108G	Nov 2022
This test is used to determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices’ operating condition in an accelerated way, and is primarily for device qualification and reliability monitoring. A form of high temperature bias life using a short duration, popularly known as burn-in, may be used to screen for infant mortality related failures. The detailed use and application of burn-in is outside the scope of this document. A list of RAND License Assurance/Disclosure Forms is available to JEDEC members on the restricted Members' website. Non-members may obtain individual Assurance/Disclosure forms by requesting them from the JEDEC office. Committee(s): JC-14, JC-14.1 Free download. Registration or login required.
TEST METHOD FOR ALPHA SOURCE ACCELERATED SOFT ERROR RATE	JESD89-2B	Jul 2021
This test method is offered as standardized procedure to determine the alpha particle Soft Error Rate (SER) sensitivity of solid state volatile memory arrays and bistable logic elements (e.g. flipflops) by measuring the error rate while the device is irradiated by a characterized, solid alph source. A list of RAND License Assurance/Disclosure Forms is available to JEDEC members on the restricted Members' website. Non-members may obtain individual Assurance/Disclosure forms by requesting them from the JEDEC office. Committee(s): JC-14, JC-14.1 Free download. Registration or login required.

Pages