JEDEC Committee:
JC-45 DRAM Modules

The scope of JC-45 is to develop standards for DRAM modules, cards, and socket interfaces. These standards are to address architectural, electrical, test, and SPD issues relating to memory design and manufacturing for commercial applications.

Memory module is defined as a single or multiple PCBs that predominantly include multiple memory, logic, and passive devices in a planar or 3D layout for use with sockets.


Search by Keyword or Document Number

Subcommittees

  • JC-45.1: Registered DRAM Modules
  • JC-45.3: Unbuffered DRAM Modules
  • JC-45.4: Fully Buffered DRAM Modules
  • JC-45.5: Module Interconnect
  • JC-45.6: Hybrid Modules

Join JC-45

Interested in JC-45’s DRAM Modules mission? Find out more about the benefits of JEDEC membership today.

Membership Information

Committee Meetings

30 Aug - 9 Sep 2021
Waikoloa 6 - 9 Dec 2021
7 - 10 Mar 2022
Denver 6 - 9 Jun 2022
Anaheim 29 Aug - 1 Sep 2022