Forgot Password
|
Site Login
Go to main content
Menu
®
Global Standards for the Microelectronics Industry
Main menu
Standards & Documents
Search Standards & Documents
Recently Published Documents
Technology Focus Areas
Main Memory: DDR SDRAM
Mobile Memory: LPDDR, Wide I/O
Flash Memory: SSDs, UFS, e.MMC, XFMD
Memory Configurations: JESD21-C
Memory Module Design File Registrations
Wide Bandgap Power Semiconductors: GaN, SiC
Registered Outlines: JEP95
JEP30: Part Model Guidelines
ESD: Electrostatic Discharge
Lead-Free Manufacturing
Type Registration, Data Sheets
Order JEDEC Standard Manufacturer's ID Code
Order ID Code for Low Power Memories
Copyright Information
Document Translation
About JEDEC Standards
Committees
All Committees
JC-11: Mechanical Standardization
JC-13: Government Liaison
JC-14: Quality and Reliability of Solid State Products
JC-15: Thermal Characterization Techniques for Semiconductor Packages
JC-16: Interface Technology
JC-40: Digital Logic
JC-42: Solid State Memories
JC-45: DRAM Modules
JC-63: Multiple Chip Packages
JC-64: Embedded Memory Storage & Removable Memory Cards
JC-70: Wide Bandgap Power Electronic Conversion Semiconductors
News
News
JEDEC Awards: 2025 Honorees
JEDEC Awards: Distinguished Members Recognition
In Memoriam
JEDEC Quality & Reliability Task Group in China
Media Kit
Events & Meetings
All Events & Meetings
LPDDR6 Workshop: Interest List Sign-up
Save the Dates: Server/Cloud Computing/AI Forums in Korea and Taiwan
Save the Date: Automotive Forum Munich
JEDEC DDR5 Workshop: Recordings for Sale
Join
Apply for Membership
Membership Benefits
Membership Dues & Details
About
Overview
Member List
Board of Directors
Committee Chairs
Industry Collaboration
Policies & Governance
Patent Policy
JEDEC History
Pre-1960s
1960s
1970s
1980s
1990s
2000s
2010s
Contact
RSS Feeds
JEDEC Staff
Website Help
Year in Review: 2024
Login required
Members Area
Main menu
Standards & Documents
Search Standards & Documents
Recently Published Documents
Technology Focus Areas
Main Memory: DDR SDRAM
Mobile Memory: LPDDR, Wide I/O
Flash Memory: SSDs, UFS, e.MMC, XFMD
Memory Configurations: JESD21-C
Memory Module Design File Registrations
Wide Bandgap Power Semiconductors: GaN, SiC
Registered Outlines: JEP95
JEP30: Part Model Guidelines
ESD: Electrostatic Discharge
Lead-Free Manufacturing
Type Registration, Data Sheets
Order JEDEC Standard Manufacturer's ID Code
Order ID Code for Low Power Memories
Copyright Information
Document Translation
About JEDEC Standards
Committees
All Committees
JC-11: Mechanical Standardization
JC-13: Government Liaison
JC-14: Quality and Reliability of Solid State Products
JC-15: Thermal Characterization Techniques for Semiconductor Packages
JC-16: Interface Technology
JC-40: Digital Logic
JC-42: Solid State Memories
JC-45: DRAM Modules
JC-63: Multiple Chip Packages
JC-64: Embedded Memory Storage & Removable Memory Cards
JC-70: Wide Bandgap Power Electronic Conversion Semiconductors
News
News
JEDEC Awards: 2025 Honorees
JEDEC Awards: Distinguished Members Recognition
In Memoriam
JEDEC Quality & Reliability Task Group in China
Media Kit
Events & Meetings
All Events & Meetings
LPDDR6 Workshop: Interest List Sign-up
Save the Dates: Server/Cloud Computing/AI Forums in Korea and Taiwan
Save the Date: Automotive Forum Munich
JEDEC DDR5 Workshop: Recordings for Sale
Join
Apply for Membership
Membership Benefits
Membership Dues & Details
About
Overview
Member List
Board of Directors
Committee Chairs
Industry Collaboration
Policies & Governance
Patent Policy
JEDEC History
Pre-1960s
1960s
1970s
1980s
1990s
2000s
2010s
Contact
RSS Feeds
JEDEC Staff
Website Help
Year in Review: 2024
Login required
Members Area
JC-45 Recent News
JEDEC to Launch New Raw Card DIMM Designs with DDR5 Clock Drivers, Enhancing Client Computing Memory Performance and Stability at 6400 Mbps and Beyond
Oct 2024
JEDEC® Adds to Suite of Standards Supporting Compute Express Link® (CXL®) Memory Technology with Publication of Two New Documents
Sep 2024
JEDEC Releases New Standard for LPDDR5/5X Serial Presence Detect (SPD) Contents
Aug 2024
Discover the Future of Automotive Electronics: Join JEDEC’s Forum in San Jose on September 19th
Aug 2024
JEDEC Unveils Plans for DDR5 MRDIMM and LPDDR6 CAMM Standards to Propel High-Performance Computing and AI
Jul 2024
JEDEC® Announces Publication of Compute Express Link® (CXL®) Support Standards
Jun 2024
Intel CEO Pat Gelsinger Receives 2024 Distinguished Executive Leadership Award from JEDEC Board
Feb 2024
JEDEC Publishes New CAMM2 Memory Module Standard
Dec 2023
JEDEC Board Presents 2023 Distinguished Executive Leadership Award to AMD CEO Dr. Lisa T. Su
Aug 2023
JEDEC Publishes New Standard to Support CXL Memory Module Implementation
Aug 2023
JEDEC Expands CAMM Standardization to include Two Key Memory Technologies
Apr 2023
JEDEC to Host In-Person Memory Forum and DDR5 Workshop
Apr 2022
JEDEC Recognizes Nantero’s Bill Gervasi with Award of Excellence
Dec 2021
JEDEC Publishes DDR4 NVDIMM-P Bus Protocol Standard
Feb 2021
JEDEC Announces Publication of JEDEC Module Sideband Bus
Oct 2020
JEDEC Announces Publication of Serial Presence Detect Support and Module Labels Specifications to Support New Hybrid Memory (NVDIMM)
Sep 2019
JEDEC Events: Memory Tutorials, Mobile/IOT & Automotive Forums
Feb 2018
JEDEC and SNIA Win Best of Show Award for NVDIMM-N Standard at Flash Memory Summit
Aug 2017
JEDEC DDR5 & NVDIMM-P Standards Under Development
Mar 2017
JEDEC Announces Annual Serial Presence Detect Enhancements
Aug 2016
Pages
1
2
next ›
last »