- Home
- About JEDEC
- Standards & Documents
- Committees
- JC-10: Terms, Definitions, and Symbols
- JC-11: Mechanical (Package Outlines) Standardization
- JC-13: Government Liaison
- JC-14: Quality and Reliability of Solid State Products
- JC-15: Thermal Characterization Techniques for Semiconductor Packages
- JC-16: Interface Technology
- JC-22: Diodes and Thyristors
- JC-25: Transistors
- JC-40: Digital Logic
- JC-42: Solid State Memories
- JC-45: DRAM Modules
- JC-63: Multiple Chip Packages
- JC-64: Embedded Memory Storage and Removable Memory Cards
- JC-65: RFID
- News
- Events & Meetings
- Join JEDEC
- Members Area
- Order JEP 95 and JESD21-C Related Products
- Privacy Policy
Standards & Documents Search: (F)-PDSO
1 result
Results
| Title | Document # | Date |
|---|---|---|
| Registration - Small outline packages (7.60 mm body width) with an exposed pad. (F)-PDSO / SOIC, SOP. | MO-271-A | Jun 2006 |
Item 11.11-738 Committee(s): JC-11 Free download. Registration or login required. |
||
Current search
[×]
Keywords
: (F)-PDSOSearch by Keyword or Document Number
Guided search
Click a term to refine your current search.
Committees
Document Type
Standards and Documents Assistance
Contact Julie Carlson, 703-624-9230