- Home
- About JEDEC
- Standards & Documents
- Committees
- JC-10: Terms, Definitions, and Symbols
- JC-11: Mechanical Package Outlines - Standardization
- JC-13: Government Liaison
- JC-14: Quality and Reliability of Solid State Products
- JC-15: Electrical and Thermal Characterization Techniques for Electronic Packages and Interconnects
- JC-16: Voltage Level and Electrical Interface
- JC-22: Diodes and Thyristors
- JC-25: Transistors
- JC-40: Digital Logic
- JC-42: RAM Memory
- JC-45: Memory Modules
- JC-63: Multiple Chip Package
- JC-64: Flash Memory Module
- JC-65: RFID
- News
- Events & Meetings
- Join JEDEC
- Members Area
- Order JEP 95 and JESD21-C Related Products
- Privacy Policy
Standards & Documents Search: JC-42: RAM Memory
Results 1 - 20 of 127
Results
| Title |
Document # |
Date |
|---|---|---|
| Annex A: Differences between JESD21C release 18/18A and its predecessor JESD21C, Release 17. | AnnexA - JESD21C | Feb 2009 |
Committee(s): JC-42.2, JC-42.3 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| DIMM Design Files These reference files are registered as industry accepted examples for use by manufacturers. Please be sure to read the license agreement prior to downloading files. Design Files (Gerber Files) have been developed in accordance with the JEDEC Manual of Operation and Procedure. | DIMM Homepage | Dec 2003 |
| Bit Wide DRAM | DRAM3_09_01 | Jun 1999 |
Release No. 9 Committee(s): JC-42 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| Nibble Wide DRAM | DRAM3_09_02 | Jun 1999 |
Release No. 9 Committee(s): JC-42 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| Byte Wide DRAM | DRAM3_09_03 | Jun 1999 |
Release No. 9 Committee(s): JC-42 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| Word Wide DRAM | DRAM3_09_04 | Jul 2000 |
Release No. 10 Committee(s): JC-42 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| DRAM Operational Features | DRAM3_09_05 | Feb 2000 |
Release No.9 Committee(s): JC-42 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| Dynamic Random Access Memory (DRAM) Table of Contents | DRAM3_09_TOC | Jul 1997 |
Release No. 9 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| Byte Wide EEPROM | EEPROM3_05_01 | Aug 2005 |
Release No. 14 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| EEPROM, Word Wide | EEPROM3_05_02 | Jun 2007 |
Release No. 16. Item 1704.1 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| EEPROM Extended Features | EEPROM3_05_03 | Jan 2005 |
Release No.14 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| EPROM Introduction | EPROM3_4 | Jul 1997 |
Release No.9 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| Byte Wide | EPROM3_4_1 | Jul 1997 |
Release No.9 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| Word Wide EPROM | EPROM3_4_2 | Jun 1999 |
Release No.9 Committee(s): JC-42 JESD21-C Solid State Memory Documents Main Page Free download. Registration or login required. |
||
| STANDARD FOR 64K x 1 DYNAMIC RAM - SUPERSEDED BY JESD21-C.Status: Rescinded Apr-85 | JEP102 | Jan 1978 |
Committee(s): JC-42 |
||
| STANDARD MANUFACTURERS IDENTIFICATION CODE NOTE: JEP106U was in error starting with bank two an additional continuation code was added, JEP106U should be discarded. | JEP106AC | Aug 2010 |
The manufacturers identification code is defined by one or more 8 bit fields, each consisting of 7 data bits plus 1 odd parity bit. The manufacturers identification code is assigned, maintained and updated by the JEDEC Office. The intent of this identification code is that it may be used whenever a digital field is required, e.g., hardware, software, documentation, etc. To make a request for an ID Code please go to http://www.jedec.org/Home/MIDCODE_request.cfm Free download. Registration or login required. |
||
| COMMON FLASH INTERFACE (CFI) IDENTIFICATION CODES: | JEP137B | May 2004 |
This publication is a companion document to the Common Flash Interface (CFI) standard, JESD68, which outlines the device and host system software interrogation handshake. JEP137 documents ID Code assignments for: 1)) the Algorithm-specific Command Set and Control Interfaces and 2) the Device Interfaces. It is published as needed when additions are made to either of these lists of codes. To make a request for an ID Code please contact the JEDEC Office at (703)907-7558. Committee(s): JC-42.4 Free download. Registration or login required. |
||
| DDR2 SPD INTERPRETATION OF TEMPERATURE RANGE AND (SELF-) REFRESH OPERATION | JEP179 | Jun 2006 |
The purpose of this document is to explain the meaning of SPD setting (JESD21 SPD section) for DDR2 SDRAM (JESD79-2) in normal and extended temperature operationy67. Committee(s): JC-42.3 Free download. Registration or login required. |
||
| SPECIALITY DDR2-1066 SDRAM | JESD208 | Nov 2007 |
This document defines the Specialty DDR2-1066 SDRAM specification, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this Specification is to define the minimum set of requirements for JEDEC compliant 256 Mb through 4 Gb for x4, x8, and x16 Specialty DDR2-1066 SDRAM devices. Committee(s): JC-42.3 Free download. Registration or login required. |
||
| LOW POWER DOUBLE DATA RATE 2 (LPDDR2) | JESD209-2B | Feb 2010 |
This document defines LPDDR2, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. This standard covers the following technologies: LPDDR2-S2A, LPDDR2-S2B, LPDDR2-S4A, LPDDR2-S4B, LPDDR2-N-A, and LPDDR2-N-B. The purpose of this document is to define the minimum set of requirements for JEDEC compliant 64 Mb through 8 Gb for x8, x16, and x32 SDRAM devices as well as 64 Mb through 32 Gb for x8, x16, and x32 for NVM devices. Item 1725.01C. Patent(s): Patent Letters are available to JEDEC paying members only, via the Members Only Area under All members Committee(s): JC-42.6 Free download. Registration or login required. |
||
Current search
[×]
Committees
: JC-42: RAM MemorySearch by Keyword or Document Number
Guided search
Click a term to refine your current search.
Committees
: all » JC-42: RAM Memory- JC-42.1 (3)
- JC-42.2: SRAM (10)
- JC-42.3: Volatile RAM (55)
- JC-42.4: Non-Volatile Memory (11)
- JC-42.5 (16)
- JC-42.6: Low Power Memory (3)
Document Type
- Annex (Annexes for JESD21-C) (1)
- DIMM (DIMM Index Page) (1)
- DRAM (Dynamic Random Access Memory) (6)
- EEPROM (Electrically Erasable Programmable Read Only Memory) (3)
- EPROM (Erasable Programmable Read Only Memory) (3)
- JEP (JEDEC Publications) (4)
- JESD (JEDEC Standards) (16)
- MODULE (Modules) (39)
- MPDRAM (Multiport Dynamic Random Access Memory) (4)
- NVRAM (Nonvolatile Random Access Memory) (2)
- PR (Preliminary Release for JESD21-C) (1)
- PROM (Programmable Read Only Memory) (3)
- PSRAM (Pseudostatic Random Access Memory) (1)
- ROM (Read Only Memory) (2)
- SDRAM (Synchronous Dynamic Random Access Memory) (16)
- SPD (Serial Presence Detect) (14)
- SRAM (Static Random Access Memory) (11)
Standards and Documents Assistance
Contact Julie Carlson, 703-907-7559