|
PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA):
|
JEP147 |
Oct 2003 |
This procedure describes a recommended way to measure pin capacitance of devices with SSTL (Stub Series Terminated Logic) interface pins by use of a Vector Network Analyzer. One purpose of this standard procedure is to reduce the lengthy and often inaccurate footnote - usually found around the specification of pin parasitics - to a simple reference to this document. In special cases modifying statements may adjust this procedure to the special needs of certain component.
Committee(s):
JC-16.2, JC-16
Download JEP147 Free download. Registration or login required. |
|
SERIAL INTERFACE FOR DATA CONVERTERS
|
JESD204A |
Apr 2008 |
This specification describes a serialized interface between data converters and logic devices. It contains normative information to enable designers to implement devices that communicate with other devices covered by this specification. Informative sections are included to clarify and exemplify the specification.
Committee(s):
JC-16
Download JESD204A Free download. Registration or login required. |
|
I/O DRIVERS AND RECEIVERS WITH CONFIGURABLE COMMUNICATION VOLTAGE, IMPEDANCE, AND RECEIVER THRESHOLD:
|
JESD67 |
Feb 1999 |
This standard attempts to aid in the design of electronic systems comprised of components that operate at several different supply voltages. This document covers respectively configurable I/O voltage, receiver type and switchpoint, and driver impedance.
Committee(s):
JC-16
Download JESD67 Free download. Registration or login required. |
|
ADDENDUM No. 1 to JESD8: INTERFACE STANDARD FOR LOW VOLTAGE TTL-COMPATIBLE (LVTTL) VLSI DIGITAL CIRCUITSStatus: Incorporated
|
JESD8-1 |
Jun 1994 |
Committee(s):
JC-16
Download JESD8-1 Free download. Registration or login required. |
|
ADDENDUM No. 11A.01 to JESD8 - 1.5 V +/- 0.1 V (NORMAL RANGE) AND 0.9 - 1.6 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS:
|
JESD8-11A.01 |
Sep 2007 |
This new standard provides specifications that will be used by several companies in new 1.5 V products designed in 0.12-0.15 um CMOS technologies, and in components that interface with them. The specifications allow limited interoperability with products using the existing JEDEC HSTL specification (JESD8-6). This version is a minor editorial revision as noted in Annex A.
Committee(s):
JC-16
Download JESD8-11A.01 Free download. Registration or login required. |
|
1.2 V +/- 0.1 V (NORMAL RANGE) AND 0.8 - 1.3 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS:
|
JESD8-12A.01 |
Sep 2007 |
This standard defines power supply voltage ranges, dc interface and switching parameters for a high speed, low voltage family of nonterminated digital circuits driving/driven by parts of the same family, or mixed families which comply with the input receiver specifications. The specifications in this standard represent a minimum set of interface specifications for CMOS compatible circuits.
Committee(s):
JC-16
Download JESD8-12A.01 Free download. Registration or login required. |
|
SCALABLE LOW-VOLTAGE SIGNALING FOR 400 MV (SLVS-400):
|
JESD8-13 |
Oct 2001 |
This standard defines the input, output, and termination specifications for differential signaling in the SLVS-400 environment, nominally between 0 and 400 mV. Power supplies other than the nominal 800 mV power for the SLVS interface are not specified.
Committee(s):
JC-16
Download JESD8-13 Free download. Registration or login required. |
|
1.0 V +/- 0.1 V (NORMAL RANGE) AND 0.7 V - 1.1 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS:
|
JESD8-14A.01 |
Sep 2007 |
This new standard provides specifications that will be used by several companies in new 1.0 V products designed in 0.10-0.12 um CMOS technologies, and in components that interface with them. This standard defines power supply voltage ranges, dc interface and switching parameters for a high speed, low voltage family of nonterminated digital circuits driving/driven by parts of the same family, or mixed families which comply with the input receiver specifications. The specifications in this standard represent a minimum set of interface specifications for CMOS compatible circuits. This version is a minor editorial revision as noted in Annex A.
Committee(s):
JC-16
Download JESD8-14A.01 Free download. Registration or login required. |
|
STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18):
|
JESD8-15A |
Sep 2003 |
This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_18 logic switching range, nominally 0 V to 1.8 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. The VDD value is not specified in this standard; however VDD and VDDQ will have the same voltage level in many cases.
Committee(s):
JC-16
Download JESD8-15A Free download. Registration or login required. |
|
BUS INTERCONNECT LOGIC (BIC) FOR 1.2 V
|
JESD8-16A |
Nov 2004 |
This standard defines the electrical parameters for high-speed interfaces for use in the 1.2V electrical environment. Included in the standard are a single ended signaling interface suitable for parallel busses, and a differential signaling interface suitable for clock applications or parallel differential buses.
JEDEC BIC Standard JESD8-16A continues the tradition of the JESD8-xx standards, defining electrical interfaces for the industry as new technologies and bus requirements develop. Previously, JEDEC defined standard JESD8-6, the HSTL standard, for use in 1.5V electrical environments. BIC is similar to HSTL, except the power supply voltage has dropped from 1.5V to 1.2V, and interface requirements are tightened to allow much higher speeds
Committee(s):
JC-16
Download JESD8-16A Free download. Registration or login required. |
|
DRIVER SPECIFICATIONS FOR 1.8 V POWER SUPPLY POINT-TO-POINT DRIVERS
|
JESD8-17 |
Nov 2004 |
This material is intended to be reflected in supplier specifications for point to point DDR devices ranging from 400 Mb/s to 800 Mb/s operation. It is a method to specify driver impedance with something other than a number that does not nec-essarily define how it operates in a real net This standard addresses this issue using net lengths and specifies how much uncertainty can exist in the data for each speed supported.
Committee(s):
JC-16.1, JC-16
Download JESD8-17 Free download. Registration or login required. |
|
FBDIMM SPECIFICATION: HIGH SPEED DIFFERENTIAL PTP LINK AT 1.5 V
|
JESD8-18A |
Mar 2008 |
This specification defines the high-speed differential point-to-point signaling link for FBDIMM, operating at the buffer supply voltage of 1.5V that is provided at the FBDIMM DIMM connector. This specification also applies to FBDIMM host chips which may operate with a different supply voltage. The link consists of a transmitter and a receiver and the interconnect in between them. The transmitter sends serialized bits into a lane and the receiver accepts the electrical signals of the serialized bits and transforms them into a serialized bit-stream. The first generation FBDIMM link is being specified to operate from 3.2 to 4.8 Gb/s. The specifications are defined for three distinct bit-rates of operation: 3.2 Gb/s, 4.0 Gb/s and 4.8 Gb/s. Patent(s): There are known patent issues that are common to all FBDIMM related specifications. See document for link to FBDIMM Patents.
Committee(s):
JC-16
Download JESD8-18A Free download. Registration or login required. |
|
POD18 - 1.8 V PSEUDO OPEN DRAIN I/O
|
JESD8-19 |
Dec 2006 |
This standard defines the dc and ac single-ended (data) and differential (clock) operating conditions, I/O impedances, and the termination and calibration scheme for 1.8 V Pseudo Open Drain I/Os. The 1.8 V Pseudo Open Drain interface, also known as POD18, is primarily used to communicate with GDDR3 SGRAM devices.
Committee(s):
JC-16
Download JESD8-19 Free download. Registration or login required. |
|
INTERFACE STANDARD FOR NOMINAL 0.3 V/3.3 V SUPPLY DIGITAL INTEGRATED CIRCUITSStatus: Incorporated
|
JESD8-1A |
Jun 1994 |
Committee(s):
JC-16
Download JESD8-1A Free download. Registration or login required. |
|
ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITTER-COUPLED LOGIC (ECL) INTEGRATED CIRCUITS:
|
JESD8-2 |
Mar 1993 |
This Addendum No. 2 to JEDEC Standard No. 8 provides standard operating voltage and interface levels that can be used by designers and application engineers as they develop and introduce new products. Covers the ECL logic family designated 300K ECL. The 300K ECL family is Voltage and Temperature Compensated, with I/O interface levels compatible with the existing 100K ECL and 101K ECl families.
Committee(s):
JC-16
Download JESD8-2 Free download. Registration or login required. |
|
POD15 - 1.5 V PSEUDO OPEN DRAIN I/O
|
JESD8-20A |
Oct 2009 |
This standard defines the dc and ac single-ended (data) and differential (clock) operating conditions, I/O impedance, and the termination and calibration scheme for 1.5 V Pseudo Open Drain I/Os. The 1.5 V Pseudo Open Drain interface, also known as POD15, is primarily used to communicate with GDDR4 and GDDR5 SGRAM devices. Item 135.01
Committee(s):
JC-16
Download JESD8-20A Free download. Registration or login required. |
|
POD135 - 1.35 V PSEUDO OPEN DRAIN I/O
|
JESD8-21 |
Jul 2010 |
This standard defines the dc and ac single-ended (data) and differential (clock) operating conditions, I/O impedances, and the termination and calibration scheme for 1.35 V Pseudo Open Drain I/Os. The 1.35 V Pseudo Open Drain interface, also known as POD135, is primarily used to communicate with GDDR5 SGRAM devices.
Committee(s):
JC-16
Download JESD8-21 Free download. Registration or login required. |
|
HSUL_12 LPDDR2 I/O
|
JESD8-22 |
Aug 2009 |
This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the High Speed Unterminated Logic (HSUL_12) logic switching range, nominally 0 V to 1.2 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages.
Committee(s):
JC-16
Download JESD8-22 Free download. Registration or login required. |
|
UNIFIED WIDE POWER SUPPLY VOLTAGE RANGE CMOS DC INTERFACE STANDARD FOR NON-TERMINATED DIGITAL INTEGRATED CIRCUITS
|
JESD8-23 |
Oct 2009 |
This standard defines DC interface parameters and test conditions for a family of non-terminated CMOS digital circuits intended for use over a wide power supply voltage range. The standard bridges a number of existing JEDEC standards in the JESD8-x family to facilitate applications that operate over an ultra-wide power supply voltage range in order to achieve lower power dissipation or higher performance.
Committee(s):
JC-16
Download JESD8-23 Free download. Registration or login required. |
|
ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS:
|
JESD8-3A |
May 2007 |
This Addendum No. 3 to JEDEC Standard No. 8 defines the dc input and output specifications for a low-level, high-speed interface for integrated devices. Patent(s): 5,023,488
Committee(s):
JC-16
Download JESD8-3A Free download. Registration or login required. |