- Home
- About JEDEC
- Standards & Documents
- Committees
- JC-10: Terms, Definitions, and Symbols
- JC-11: Mechanical Package Outlines - Standardization
- JC-13: Government Liaison
- JC-14: Quality and Reliability of Solid State Products
- JC-15: Electrical and Thermal Characterization Techniques for Electronic Packages and Interconnects
- JC-16: Voltage Level and Electrical Interface
- JC-22: Diodes and Thyristors
- JC-25: Transistors
- JC-40: Digital Logic
- JC-42: RAM Memory
- JC-45: Memory Modules
- JC-63: Multiple Chip Package
- JC-64: Flash Memory Module
- JC-65: RFID
- News
- Events & Meetings
- Join JEDEC
- Members Area
- Order JEP 95 and JESD21-C Related Products
- Privacy Policy
Standards & Documents Search: JS (Joint Standard)
4 results
Results
| Title |
Document # |
Date |
|---|---|---|
| ELECTROSTATIC DISCHARGE SENSITIVITY TESTING, HUMAN BODY MODEL (HBM) - COMPONENT LEVEL | JS001 | Apr 2010 |
Joint ESDA/JEDEC Standard. This standard establishes the procedure for testing, evaluating, and classifying components and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD). The purpose (objective) of this standard is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels. This document has been approved by ANSI and replaces JESD22-A114F. Free download. Registration or login required. |
||
| IPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702) | JS9702 | Jun 2004 |
This publication specifies a common method of establishing the fracture resistance of board-level device interconnects to flexural loading during non-cyclic board assembly and test operations. Monotonic bend test qualification pass/fail requirements are typically specific to each device application and are outside the scope of this document. Committee(s): JC-14.1 Free download. Registration or login required. |
||
| IPC/JEDEC-9703: MECHANICAL SHOCK TEST GUIDELINE FOR SOLDER JOINT RELIABILITY | JS9703 | Mar 2009 |
This document establishes mechanical shock test guidelines for assessing solder joint reliability of Printed Circuit Board (PCB) assemblies from system to component level. Committee(s): JC-14.1 Free download. Registration or login required. |
||
| IPC/JEDEC-9704: PRINTED WIRING BOARD (PWB) STRAIN GAGE TEST GUIDELINE | JS9704 | Jun 2005 |
This document describes specific guidelines for strain gage testing for Printed Wiring Board (PWB)assemblies. The suggested procedures enables board manufacturers to conduct required strain gage testing independently, and provides a quantitative method for measuring board flexure, and assessing risk levels. The topics covered include: Test setup and equipment; requirements; Strain measurement; Report format Free download. Registration or login required. |
||
Current search
[×]
Document Type
: JS (Joint Standard)Search by Keyword or Document Number
Guided search
Standards and Documents Assistance
Contact Julie Carlson, 703-907-7559