- Home
- About JEDEC
- Standards & Documents
- Committees
- JC-10: Terms, Definitions, and Symbols
- JC-11: Mechanical Package Outlines - Standardization
- JC-13: Government Liaison
- JC-14: Quality and Reliability of Solid State Products
- JC-15: Electrical and Thermal Characterization Techniques for Electronic Packages and Interconnects
- JC-16: Voltage Level and Electrical Interface
- JC-22: Diodes and Thyristors
- JC-25: Transistors
- JC-40: Digital Logic
- JC-42: RAM Memory
- JC-45: Memory Modules
- JC-63: Multiple Chip Package
- JC-64: Flash Memory Module
- JC-65: RFID
- News
- Events & Meetings
- Join JEDEC
- Members Area
- Order JEP 95 and JESD21-C Related Products
- Privacy Policy
Standards & Documents Search: JEB (JEDEC Engineering Bulletins)
8 results
Results
| Title |
Document # |
Date |
|---|---|---|
| TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS: | JEB15 | Jan 1969 |
This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits. Committee(s): JC-40 |
||
| USER GUIDE FOR MICROCIRCUIT FAILURE ANALYSIS:Status: Rescinded November 2004 | JEB16 | Jul 1970 |
This guide defines generalized procedures for the failure analysis of monolithic integrated microelectronic circuits. Although the generalized procedural steps may apply to all microelectronic circuits, additional analysis steps unique to thin/thick film hybrid devices are not covered. Committee(s): JC-14 Free download. Registration or login required. |
||
| USER GUIDELINES FOR QUALITY AND RELIABILITY ASSURANCE OF LSI COMPONENTSStatus: Rescinded Apr-87 | JEB17 | Jan 1970 |
Committee(s): |
||
| RECOMMENDED CHARACTERIZATION OF MOS SHIFT REGISTERS: | JEB19 | Jan 1972 |
This recommendation applies to MOS Shift Registers. Definitions are given for P-channel registers but are applicable to all CMOS and N-channel with changes in power supply notation. Committee(s): JC-40 |
||
| ACCEPTED PRACTICES FOR MAKING MICROELECTRONIC DEVICE THERMAL CHARACTERISTICS TESTSStatus: Rescinded | JEB20 | Jan 1975 |
Committee(s): JC-11 |
||
| METHODS OF MEASUREMENT FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITS:Status: Reaffirmed February 1984 | JEB5-A | Jan 1970 |
The purpose of this bulletin is to recommend for use in the rating of semiconductor logic gating microcircuits which use the binary states to represent and process logic information. Both static and dynamic measurements are covered. Committee(s): JC-BOD Free download. Registration or login required. |
||
| STANDARD MEASURMENTS OF THE ELECTRICAL CHARACTERISTICS OF SEMICONDUCTOR INTEGRATED CIRCUITSStatus: Rescinded Oct-84 | JEB6 | Jan 1966 |
Committee(s): JCJEDC |
||
| ALPHA NUMERIC GRID SYSTEM FOR DESIGNATING TERMINAL LEAD POSITIONSStatus: Incorporated into JEP95, November 1982 | JEB8 | Jan 1968 |
Incorporated into JEP95 Committee(s): |
||
Current search
[×]
Document Type
: JEB (JEDEC Engineering Bulletins)Search by Keyword or Document Number
Guided search
Click a term to refine your current search.
Committees
Document Type
: all » JEB (JEDEC Engineering Bulletins)Standards and Documents Assistance
Contact Julie Carlson, 703-907-7559