ramp delay, steady-state (of a multiplying digital-to-analog converter) (td(ramp))

The time separation between the actual curve of the analog output and the theoretical curve (with no delay) for a ramp in reference voltage, after the settling time to steady-state ramp has elapsed.

References

JESD99B, 5/07

Browse Alphabetically

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

Standards and Documents Assistance

Contact Julie Carlson, 703-624-9230

Dictionary RSS Feed

Subscribe to the JEDEC Dictionary RSS Feed to receive updates when new dictionary entries are added.