output enable (1) (general)

A control input to an integrated circuit that, depending on the logic level applied to it, either permits or prevents the output of data from the device.

NOTE When disabled, the outputs assume a low level, a high level, or a floating (high-impedance) state, depending on the design of the particular circuit.

(2) (of a memory) [pin name G(n); OE(n)]: the input that, when false, disables the outputs and causes them to go to an inactive state but does not affect the writing function.

NOTE When disabled, the inactive state is floating (Z, high-impedance) for MOS and TTL devices, and low (L) for ECL devices. In modules that have multiple OEs, the OEs are numbered beginning with 0.

References

JESD100-B, 12/99

JESD21-C, 1/97

Browse Alphabetically

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

Standards and Documents Assistance

Contact Julie Carlson, 703-624-9230

Dictionary RSS Feed

Subscribe to the JEDEC Dictionary RSS Feed to receive updates when new dictionary entries are added.