masked write transfer (MWT)

A write transfer in which the transfer of new data from the serial register into the memory array is controlled by a write mask that is supplied on the DG(n) terminals. This mask allows the selective writing of new data into one or more of the data bit planes of the storage array corresponding to the data bits of the parallel array. In a normal implementation, a high M value enables the writing of new data while a low M inhibits the writing and leaves the existing data unchanged. A new mask value must be supplied for each masked write cycle.

References

JESD21-C, 1/97

User login

Enter the password that accompanies your username.
Please note: passwords are now case-sensitive.

Browse Alphabetically

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

Standards and Documents Assistance

Contact Julie Carlson, 703-624-9230

Dictionary RSS Feed

Subscribe to the JEDEC Dictionary RSS Feed to receive updates when new dictionary entries are added.