An EEPROM in which clearing can be performed only on blocks or on the entire array.

NOTE There are no restrictions on the block architecture in the definition of FEEPROM. The blocks within a device may be of various capacities ranging from a single address to the entire memory array.


JESD21-C, 1/97
JESD100B.01, 12/02

User login

Browse Alphabetically

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

Standards and Documents Assistance

Contact Julie Carlson, 703-624-9230

Dictionary RSS Feed

Subscribe to the JEDEC Dictionary RSS Feed to receive updates when new dictionary entries are added.