

### 3.12.2 Package-on-Package (PoP) and Internal Stacked Module (ISM)

#### General Rules for Pattern Development LPDDR2 PoP Design Guidelines (GLs)

Figure 3.12.2-1	Inter-Package Ballout.....	4
Figure 3.12.2-2	Ball Outline - 112-Ball BGA, 0.65 mm Pitch, 11 mm x 11 mm Package.....	9
Figure 3.12.2-3	Ball Outline - Flipped DQ Sequence, 112-Ball BGA, 0.65 mm Pitch, 11 mm x 11 mm Package.....	10
Figure 3.12.2-4	Ball List - 112-Ball BGA, 0.65 mm Pitch, 11 mm x 11 mm Package.....	11
Figure 3.12.2-5	Ball Outline - 128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package.....	12
Figure 3.12.2-6	Ball Outline - Flipped DQ Sequence, 128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package.....	13
Figure 3.12.2-7	Ball Outline - Option BA: (x16 AD Mux NOR/x16 NAND) + (x16 DDR LPSPDRAM) split bus, 128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package .....	14
Figure 3.12.2-8	Ball Outline - Option BB: (x16 NAND) + (x16 DDR NOR/LPSPDRAM) split bus 128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package .....	15
Figure 3.12.2-9	Ball List - 128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package .....	16
Figure 3.12.2-10	Ball Outline - 160-Ball BGA, 0.65 mm Pitch, 15 mm x 15 mm Package.....	17
Figure 3.12.2-11	Ball List - 160-Ball BGA, 0.65 mm Pitch, 15 mm x 15 mm Package.....	18
Figure 3.12.2-12	Ball Outline - 176-Ball BGA, 0.65 mm Pitch, 16 mm x 16 mm Package.....	19
Figure 3.12.2-13	Ball List - 176-Ball BGA, 0.65 mm Pitch, 16 mm x 16 mm Package.....	20
Figure 3.12.2-14	Ball Outline - 200-Ball BGA, 0.5 mm Pitch, 14 mm x 14 mm Package.....	21
Figure 3.12.2-15	Ball List - 200-Ball BGA, 0.5 mm Pitch, 14 mm x 14 mm Package.....	22
Figure 3.12.2-16	Ball Outline - 152-Ball BGA, 0.65 mm Pitch, 14 mm x 14 mm Package.....	23
Figure 3.12.2-17	Ball Outline - 136-Ball BGA, 0.65 mm Pitch, 13 mm x 13 mm Package.....	25
Figure 3.12.2-18	SDRAM Internal Stacking Module.....	29
Figure 3.12.2-19	Explanation of ISM Standardization Concept.....	30
Figure 3.12.2-20	Explanation of ISM Standardization Concept.....	31
Figure 3.12.2-21	PoP 14X14 mm body size, 0.65 mm pad pitch based on a true split DRAM and Non-volatile bus structure .....	32
Figure 3.12.2-22	PoP 12X12 mm body size, 0.50 mm pad pitch based on a true split DRAM and Non-volatile bus structure .....	33
Figure 3.12.2-23	PoP 12X12 mm body size, 0.40 mm pad pitch for a two-channel LPDDR2 PoP memory .....	35
Figure 3.12.2-24	LPDDR2 12X12 PoP 0.50 mm ball pitch one-channel x32 + SDR NVM ballout.....	36
Figure 3.12.2-25	PoP 10X10 mm body size, 0.50 mm pad pitch for a single-channel LPDDR2 PoP memory .....	37
Figure 3.12.2-26	LPDDR2 X16 (NVM/DRAM) 79-ball 0.50 mm pitch.....	38
Figure 3.12.2-27	Dual LPDDR2, 240-ball, 14 mm x 14 mm, 0.5 mm pitch .....	39
Table 3.12.2-1	PoP Signal Name Glossary .....	23
Table 3.12.2-2	Signal Descriptions.....	26
Table 3.12.2-3	ADM Signal Descriptions.....	27
Table 3.12.2-4	Dual LPDDR2 Ball Count .....	40

**This page currently left blank, to accommodate the future expansion of the Table of Contents.**

**This page currently left blank, to accommodate the future expansion of the Table of Contents.**





Figure 3.12.2-1 - Inter-Package Ballout

#### General Rules Used for Pattern Development

- "Consideration given to wire routing and layout to maximize performance
- "Consideration given to power and ground pairs to maximize performance
- "Alignment to silicon pad sequence standardization efforts for various technologies
- "Address & Data bus will be in sequential order where possible
- "Corner balls designated as NC - no connect - and should be used for mechanical stability."
- "Support multiple packages on a single test platform when possible
  - \* Fixed placement of ground balls
  - \* Strategic placement of ""RFU"" balls on larger package to support fewer balls on smaller package
  - \* Outer row of larger package becomes inner row of smaller package

## LPDDR2 PoP Design Guidelines (GL's)

- **GL1: VDD1/VDD2/VSS should be grouped together for good power delivery and match the silicon allocation and close location (Example: silicon contains these groups on top, center, and bottom of each side of die, package should reflect this distribution)**
- **GL2: 12PoP (0.5, 168ball) CA[4:0] should be reversed (vs silicon) as they wrap around ball package corners to provide better routing on memory top package.**
- **GL3: Assign 4 DU balls on the each corner. 3 would be acceptable w/ 4th ball as power delivery option if required, depending on design.**



- **GL4: Follow JEDEC PAD ordering to execute easy routing**
- **GL5: Number/location of Power/GND ball with matching ratio 1:1 (for every VSS/VSSQ, a matching VDD/VDDQ exists on 1:1 basis) To reduce the Power/GND Noise through balancing**

**NOTE: Acceptable practice, actual ratio may vary depending on requirement**

- GL6: Assign VDDQ / VSSQ as diagonal type to shield signal lines by power lines



- GL7: Assign CLK /CLK# differential signals side/side within row with paired order to reduce noise effect. DQS# /DQS diagonal placement coupled with VSSQ/VDDQ (on other two balls within 4-ball group) for good noise isolation



- GL8: Vref balls should be placed with 2ea/Ch. (DQ-Vref and CA-Vref on each side) Vss should be assigned to Vref ball by pair to minimize power noise Single Vref may be shared per ch. but may limit performance/ spec, such occurrence should be noted and validated by system analysis.



- **GL9: ZQ ball should be assigned by 1ea/Channel. 1 ZQ pin can access 2 different dies using time interval method (Single ZQ ball shared with two die in stack)**
- **GL10: VDDQ/VSSQ/DQ ratio needs to be 1/1/4. (1/1/4 (25%) is minimum ratio requirement, actual silicon is 14/14/32 (43%))**


**NOTE: Depends on design requirements, more data simulation required to use this practice as a minimum. Higher ratio the better.**


- **GL11: minimize CA Length. CA ball group should be assigned at near area from Pad. The CS, CKE Balls might be place next to CA balls. (CS and CKE not as timing critical, so placement locate on side of CA channel vs in center may be acceptable)**

**NOTE: Agree to minimize CA ball group trace length. No consensus on CS/CKE placement outside of CA channel**

## PoP Metric Examples

(used to evaluate new PoP proposals)  
Example = 2 channel LPDDR2 PoP x32

- VDD1/2 count, GL 1, (8/10 – actual count respectively)
- VDD1/2 distributed per si score (16/16, 4 corners, 4 sides center)
  - Represents VDD1/2 group 



- Vref, GL 6 (2/channel, 4 total for 2 independent x32 channels)
- IO Power delivery ratio, GL 10, (VDDQ/VSSQ pair per byte) 2.75:1
  - This ratio based on total of 11VDDQ/VSSQ pairs per x32 channel broken down per Byte
- Differential signals, GL 7,
  - DQS/DQS# and CLK/CLK# - Next to each other on inner/outer rows vs inner row



TOP VIEW  
11.00mm




Figure 3.12.2-2  
Ball Outline – 112-Ball BGA, 0.65 mm Pitch, 11 mm x 11 mm Package

11.00mm




Figure 3.12.2-3  
Ball Outline – Flipped DQ Sequence  
112-Ball BGA, 0.65 mm Pitch, 11 mm x 11 mm Package

Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names
A1	NC	A2	RTU	A3	A3	B3	A2	R3	DQ12	T3	DQ13	A15	RTU	A16	NC
B1	NC	B2	R-VSS	A4	A5	B4	A4	R4	DQ10	T4	DQ11	B15	R-VSS	B16	NC
C1	A1	C2	A0	A5	A7	B5	A6	R5	VCCQ	T5	VSSQ	C15	A22	C16	A23
D1	D-BA1, P2-CRE/S1-CS2	D2	D-BAD, P1-CRE	A6	F-VSS	B6	F-VCC2	R6	DQ8	T6	DQ9	D15	A24	D16	A25
E1	D-CAS#/F-CAS#	E2	D-RAS#/F-RAS#	A7	A9	B7	A8	R7	D-DM1, P-UB# / S-UB#	T7	D-DQS1	E15	A26	E16	N-WE#
F1	F-VSS	F2	D-WE#	A8	A11	B8	A10	R8	F-VPP1 / N-ACC	T8	N-WP2#, F-WP2#	F15	F-ADV# / P-ADV#	F16	R-VCC
G1	D2-CS#, P2-CE#, F4-CE#, M1-CE#, P2-CS2	G2	D1-CS#, P1-CE#, F3-CE#, N2-CE#, P1-CE2	A9	A13	B9	A12	R9	F-RST#	T9	F-WP1#	G15	F-OE# / P-OE# / S-OE#	G16	F-WE# / P-WE# / S-WE#
H1	N-CLE	H2	N-WE#	A10	A15	B10	A14	R10	D-DW0, P-LB# / S-LB#	T10	D-DQS0	H15	F-CLK#	H16	D-CLK#
J1	N-RE#	J2	N-ALE	A11	F-VSS	B11	F-VCC1	R11	DQ6	T11	DQ7	J15	F-CLK	J16	D-CLK, P-CLK
K1	R-VSS	K2	N-RDY/BSY#	A12	A17	B12	A16	R12	VCCQ	T12	VSSQ	K15	F1-CE#	K16	P2-CE#, N3-CE#
L1	R-VCC	L2	F-WAITP-WAITPRDY	A13	A19	B13	A18	R13	DQ4	T13	DQ5	L15	F-DPD	L16	F-VSS
M1	DQ15	M2	F-VCC2	A14	A21	B14	A20	R14	DQ2	T14	DQ3	M15	F-VCC1	M16	R-VCC
N1	VSSQ	N2	DQ14									N15	DQ0	N16	DQ1
P1	N-RES#, NC	P2	VCCQ									P15	VCCQ	P16	VSSQ
R1	NC	R2	D-CKE									R15	F-CKE	R16	N-PRE
T1	NC	T2	N-RES#									T15	RTU	T16	NC

Figure 3.12.2-4  
Ball List - 112-Ball BGA, 0.65 mm Pitch, 11 mm X 11 mm Package

TOP VIEW

12.00mm





Figure 3.12.2-5  
Ball Outline – 128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package



**Figure 3.12.2-6**  
**Ball Outline – Flipped DQ Sequence**  
**128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
A	NC	NC	D-DQ1	D-VSS	F-VDD	N-CLE	A17	A19	A21	A23	A25	DPD	VPP/AC C	N-WE#	F-WE#	N2/F3- CE#	NC	NC
B	NC	D-VDDQ	D-DQ0	D-VDD	F-VSS	N-ALE	A16	A18	A20	A22	A24	A26,RF U	RST#	RE#	OE#	N1/F4- CE#	N- RY/BY#	NC
C	D-VSSQ	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	D-DQ2	F2/N3- CE#	WP2#
D	D-DQ3	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	D-DQ4	F1/N4- CE#	WP1#
E	D-DQ5	D-VDDQ	D-DQ5	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-VDDQ	D-A0	D-A1
F	D-VSSQ	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-DQ6	D-A2	D-A3
G	D-DQ7	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-DQ8	D-BA0	D-BA1
H	D-DM0	D-CK	D-DQ9	GND	Power	Ground	Ground	Power	Power	Power	Power	Power	Power	Power	Power	D1-CS#	D2-CS#	
J	D-CK#	D-DQ10	D-DQ10	PWR	Power	Power	Power	Power	Power	Power	Power	Power	Power	Power	Power	D-RAS#	D-CAS#	
K	D-DM1	D-DQ8	D-DQ8	DDR Cntrl	Control for DDR	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	Control for NOR/NAND	D-WE#	D1-CKE	
L	D-DQ9	D-VDDQ	D-DQ9	RFU	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	Reserved for Future Use	D-VDD	D2-CKE	
M	D-VSSQ	D-DQ10	D-DQ10	NC	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	No connect (Outriggers)	D-A4	D-VSS	
N	D-DQ11	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-DQ12	D-A6	D-A5	
P	D-DQ13	D-VDDQ	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-DQ13	D-A8	D-A7	
R	D-VSSQ	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-DQ14	D-A10	D-A9	
T	D-DQ15	D-VDD	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-DQ15	D-A12	D-A11	
U	NC	D-VSS	F-VDD	ADQ0	ADQ2	VDDQ	ADQ4	ADQ6	F-CLK	F-VDD	ADQ8	ADQ10	VDDQ	ADQ12	ADQ14	D-A13	NC	
V	NC	NC	F-VSS	ADQ1	ADQ3	VSSQ	ADQ5	ADQ7	F-ADV#	F-VSS	ADQ9	ADQ11	VSSQ	ADQ13	ADQ15	F-WAIT	NC	NC

MO-273 Var TCCAAB, TCCABB



B: Data  
A: A addr  
A: Data  
B: A addr  
GND  
PWR  
DDR  
Cntrl  
FIN  
Cntrl  
RFU  
NC

B: DDR DQ[15:0]  
A: NOR Address  
A: NOR ADQ[15:0] shared with NAND  
DQ[15:0]  
B: DDR Address

Control for DDR  
Control for NOR/NAND  
Reserved for Future Use  
No connect (Outriggers)

Figure 3.12.2-7  
Ball Outline - Option BA: (x16 AD Mux NOR/x16 NAND) + (x16 DDR LPDRAM) split bus  
128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
<b>A</b>	NC	NC	D/F- DQ1	D/F- VSS	N- VCC	CLE	RFU	RFU	RFU	RFU	RFU	RFU	VPP/A CC	N- WE#	F-WE#	N2- CE#	NC	NC
<b>B</b>	NC	D/F- VDDQ	D/F- DQ0	D/F- VDD	N- VSS	ALE	RFU	RFU	RFU	RFU	RFU	RFU	RST#	RE#	RFU	N1- CE#	N- RY/B Y#	NC
<b>C</b>	D/F- VSSQ	D/F- DQ2															F2- CE#	N- WP#
<b>D</b>	D/F- DQ3																F1- CE#	F-WP#
<b>E</b>	D/F- DQ5	D/F- VDDQ															D/F- A0	D/F- A1
<b>F</b>	D/F- VSSQ	D/F- DQ6															D/F- A2	D/F- A3
<b>G</b>	D/F- DQ7	D/F- DQ00															D/F- BA0	D/F- BA1
<b>H</b>	D/F- DM0	D/F- DQ01															D1- CS#	D2- CS#
<b>J</b>	D/F- CLK#	D/F- DQ02															D/F- RAS#	D/F- CAS#
<b>K</b>	D/F- DM1	D/F- DQ03															D- WE#	D-OKE
<b>L</b>	D/F- DQ9	D/F- VDDQ															D/F- VDD	F-OKE
<b>M</b>	D/F- VSSQ	D/F- DQ10															D/F- A4	D/F- VSS
<b>N</b>	D/F- DQ11	D/F- DQ12															D/F- A6	D/F- A5
<b>P</b>	D/F- DQ13	D/F- VDDQ															D/F- A8	D/F- A7
<b>R</b>	D/F- VSSQ	D/F- DQ14															D/F- A10	D/F- A9
<b>T</b>	D/F- DQ15	D/F- VDD															D/F- A12	D/F- A11
<b>U</b>	NC	D/F- VSS	N- VCC	DQ0	DQ2	VCCQ	DQ4	DQ6	RFU	N- VCC	DQ8	DQ10	VCCQ	DQ12	DQ14	D/F- A14	D/F- A13	NC
<b>V</b>	NC	NC	N- VSS	DQ1	DQ3	VSSQ	DQ5	DQ7	RFU	N- VSS	DQ9	DQ11	VSSQ	DQ13	DQ15	RFU	NC	NC



Proposed

MO-273 Var TCCAAB, TCCABB

**Figure 3.12.2-8**  
**Ball Outline - Option BB: (x16 NAND) + (x16 DDR NOR/LPSSDRAM) split bus**  
**128-Ball BGA, 0.65 mm Pitch, 12 mm x 12 mm Package**

Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names
A1	NC	A2	NC	A3	A0	B3	A1, NC	U3	N, MRES#	V3	RFU	A17	NC	A18	NC	F1	D-RAS# / F-RAS#
B1	NC	B2	NC	B4	A2	B4	A3	U4	DD13	V4	DD12	B17	NC	B18	NC	G1	D-ME#
C1	RFU	C2	R-VSS, NC	B5	A4	B5	A5	U5	DD11	V5	DD10	U6	VSSQ	C17	R-VSS, NC	H1	D1-CS# / P1-CE#
D1	RFU	D2	A1	B6	A6	B6	A7	U6	VSSQ	V6	VCCO	D17	A3	C18	A24	J1	F3-CE# / M2-CE# / P1-CE2
E1	D-BQ0, P1-CRE	E2	D-BQ1, P2-CRE / S1-CS2	B7	F-VSS	B7	F-VSS	U7	DD9	V7	DD8	E17	A5	D18	A26	K1	N-ALE
F1	D-RAS# / F-RAS#	F2	D-CAS# / F-CAS#	B8	A9	B8	A9	U8	D-DDS1	V8	D-DM1, P-JUB# / S-JUB#	F17	M-WE#	E18	A27	L1	N-RDY/BSY#
G1	D-ME#	G2	F-VSS	B9	A10	B9	A11	U9	N-WP2# / F-WP2#	V9	F-APP / M-ACC	G17	R-VCC	F18	A27	M1	F-WAIT / P-WAIT / P-RDY
H1	D1-CS# / P1-CE#	H2	D2-CS# / P2-CE#	B10	A13	B10	A13	U10	F-WP1#	V10	F-RST#	H17	F-WE# / P-WE# / S-WE#	G18	F-ADW# / P-ADW#	N1	F-VCC2
J1	F3-CE# / M2-CE# / P1-CE2	J2	F4-CE# / M1-CE# / P2-CS2	B11	A15	B11	A15	U11	D-DDS0	V11	D-DM0, P-LB# / S-LB#	J17	D-CLK#	H18	F-DE# / P-DE# / S-DE#	N18	F-VCC1
K1	N-CLK	K2	N-CLK	B12	F-VSS	B12	F-VSS	U12	DD7	V12	DD6	K17	D-CLK, P-CLK	J18	F-CLK#	P1	DD14
L1	N-RDY/BSY#	L2	M-REF	B13	A17	B13	A17	U13	VSSQ	V13	VCCO	L17	F2-CE# / M3-CE#	K18	F-CLK	R1	VCCO
M1	F-WAIT / P-WAIT / P-RDY	M2	R-VSS	B14	A18	B14	A19	U14	DD5	V14	DD4	M17	F-VSS	L18	F1-CE#	R18	VCCO
N1	F-VCC2	N2	R-VCC	B15	A21	B15	A21	U15	DD3	V15	DD2	N17	R-VCC	M18	F-DPD	T1	D-CKE
P1	DD14	P2	DD15	B16	RFU	B16	RFU	U16	RFU	V16	RFU	P17	DD1	M18	F-VCC1	U1	NC
R1	VCCO	R2	VSSO									R17	VSSO	P18	DD0	U18	NC
T1	D-CKE	T2	MRES# / NC									T17	M-PRE	R18	VCCO	V1	NC
U1	NC	U2	NC									U17	NC	T18	F-CKE	U18	NC
V1	NC	V2	NC									V17	NC	U18	NC	V18	NC

Figure 3.12.2-9  
Ball List – 128-Ball BGA, 0.65 mm Pitch, 12 mm X 12 mm Package

TOP VIEW

15.00mm

15.00 mm





Figure 3.12.2-10  
Ball Outline – 160-Ball BGA, 0.65 mm Pitch, 15 mm x 15 mm Package

A1	NC	A2	D-VSS, P-VSS NC	A3	FIP-A1, FIP-ADQ1, N-ADQ1	B3	FIP-A3, FIP-ADQ3, N-ADQ3	AA3	F-VCC	AB3	F-VSSQ, N-PRE	A21	N-VSS, F-VSS, NC	A22	NC
B1	D-VSS, P-VSS NC	B2	D-VDD, P-VCC	A4	F-VSS	B4	F-VCC	AA4	FIP-DQ0, N-ADQ0, FIP-ADQ16, D-DQ16	AB4	FIP-DDI, N-ADQ1, FIP-ADQ17, D-DQ17	B21	F-VCCQ	B22	F-VSSQ NC
C1	N-WE#	C2	N-RY/BY#	A5	FIP-A3, FIP-ADQ3, N-ADQ3	B5	FIP-A2, FIP-ADQ2, N-ADQ2	AA5	F-VCCQ, P-VCCQ, D-VDDQ	AB5	F-VSSQ, P-VSSQ, D-VSSQ	C21	FIP-RST#	C22	F-OPD, F-OKE
D1	D-DQ1	D2	D-DQ0	A6	FIP-A5, FIP-ADQ5, N-ADQ5	B6	FIP-A4, FIP-ADQ4, N-ADQ4	AA6	FIP-DQ2, N-ADQ2, FIP-ADQ18, D-DQ18	AB6	FIP-DQ3, N-ADQ3, FIP-ADQ19, D-DQ19	D21	F1-CE#	D22	F2-CE#
E1	D-VSSQ	E2	D-VDDQ	A7	FIP-A7, FIP-ADQ7, N-ADQ7	B7	FIP-A6, FIP-ADQ6, N-ADQ6	AA7	FIP-DQ4, N-ADQ4, FIP-ADQ20, D-DQ20	AB7	FIP-DQ5, N-ADQ5, FIP-ADQ21, D-DQ21	E21	N1-CE#, F4-CE#	E22	N2-CE#, F3-CE#
F1	D-DQ3	F2	D-DQ2	A8	FIP-A9, FIP-ADQ9, N-ADQ9	B8	FIP-A8, FIP-ADQ8, N-ADQ8	AA8	F-VCCQ, P-VCCQ, D-VDDQ	AB8	F-VSSQ, P-VSSQ, D-VSSQ	F21	N-RE#	F22	N-WP# F-WP2#
G1	D-DQ5	G2	D-DQ4	A9	F-VSSQ	B9	F-VCCQ	AA9	FIP-DQ6, N-ADQ6, FIP-ADQ22, D-DQ22	AB9	FIP-DQ7, N-ADQ7, FIP-ADQ23, D-DQ23	G21	FIP-WE#	G22	F-WP1#
H1	D-VSSQ	H2	D-VDDQ	A10	N-CLE / F-DQS1	B10	N-ALE / F-DQS0	AA10	D-DQS2	AB10	D-DM2, P-BY2#	H21	D-WE#	H22	FIP-OE#
J1	D-DQ7	J2	D-DQ6	A11	FIP-A11, FIP-ADQ11, N-ADQ11	B11	FIP-A10, FIP-ADQ10, N-ADQ10	AA11	FIP-CLK	AB11	F-CLK#	J21	D-VDD, P-VCC	J22	D-VSS, P-VSS
K1	D-DM0	K2	D-DQS0	A12	FIP-A13, FIP-ADQ13, N-ADQ13	B12	FIP-A12, FIP-ADQ12, N-ADQ12	AA12	N-VCC, F-VCC	AB12	N-VSS, F-VSS	K21	D-A0	K22	D-A1
L1	D-DM1	L2	D-DQS1	A13	FIP-A15, FIP-ADQ15, N-ADQ15	B13	FIP-A14, FIP-ADQ14, N-ADQ14	AA13	D-DQS3	AB13	D-DM3, P-BY3#	L21	D-A2	L22	D-A3
M1	D-VSSQ	M2	D-VDDQ	A14	FIP-A17	B14	FIP-A16	AA14	FIP-DQ8, N-ADQ8, FIP-ADQ24, D-DQ24	AB14	FIP-DQ8, N-ADQ8, FIP-ADQ25, D-DQ25	M21	D-A4	M22	D-A5
N1	D-DQ8	N2	D-DQ8	A15	F-VSSQ	B15	F-VCCQ	AA15	F-VCCQ, P-VCCQ, D-VDDQ	AB15	F-VSSQ, P-VSSQ, D-VSSQ	N21	D-A6	N22	D-A7
P1	D-VSS, P-VSS	P2	D-VDD, P-VCC	A16	FIP-A19, F-DM1	B16	FIP-A18, F-DM0	AA16	FIP-DQ10, N-ADQ10, FIP-ADQ26, D-DQ26	AB16	FIP-DQ11, N-ADQ11, FIP-ADQ27, D-DQ27	P21	D-BA0, P-CRE	P22	D-BA1
R1	D-DQ10	R2	D-DQ10	A17	FIP-A21, F-RAS#	B17	FIP-A20, F-CAS#	AA17	FIP-DQ12, N-ADQ12, FIP-ADQ28, D-DQ28	AB17	FIP-DQ13, N-ADQ13, FIP-ADQ29, D-DQ29	R21	D1-CS#, P1-CE#	R22	D2-CS#, P2-CE#
T1	D-DQ12	T2	D-DQ12	A18	FIP-A23, F-BA1	B18	FIP-A22, F-BA0	AA18	F-VCCQ, P-VCCQ, D-VDDQ	AB18	F-VSSQ, P-VSSQ, D-VSSQ	T21	D-RAS#	T22	D-CAS#
U1	D-VDDQ	U2	D-VDDQ	A19	FIP-A25	B19	FIP-A24	AA19	FIP-DQ14, N-ADQ14, FIP-ADQ30, D-DQ30	AB19	FIP-DQ15, N-ADQ15, FIP-ADQ31, D-DQ31	U21	D-A8	U22	D-A9
V1	D-DQ14	V2	D-DQ14	A20	FIP-A26, RFU	B20	N-VCC, F-VCC	AA20	F-ADVFP-ADV# (AVD#)	AB20	FIP-WAIT / P-RDY	V21	D-A10	V22	D-A11
W1	D-CLK	W2	D-CLK									W21	D-A12	W22	D-A13
Y1	P-LB#P-BY0#	Y2	D-CLK#									Y21	F-VPP / N-VCC	Y22	D-VSS, P-VSS
AA1	P-UB#P-BY1# NC	AA2	F-VSS, N-RES#									AA21	D-VDD, F-VCC	AA22	D-A14, RFU NC
AB1	NC	AB2	D-VDD, P-VCC NC									AB21	F-VCCQ, P-VCCQ, N-RES#, NC	AB22	NC

Figure 3.12.2-11  
Ball List – 160-Ball BGA, 0.65 mm Pitch, 15 mm X 15 mm Package

16.00 mm

Top View  
1600µm



**Figure 3.12.2-12**  
**Ball Outline – 176-Ball BGA, 0.65 mm Pitch, 16 mm x 16 mm Package**

Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names
A1	NC	A2	NC	A3	REFU	B3	D-VSS, P-VSS	AC3	D-VDD, P-VCC	AD3	F-VSS, N-RES#	A23	NC	A24	NC
B1	NC	B2	NC	A4	FIP-A0, FIP-ADD0, N-ADD0	B4	FIP-A1, FIP-ADD1, N-ADD1	AC4	F-VSSQ, N-RES	AD4	F-VCC	B23	NC	B24	NC
C1	D-VDD, P-VCC	C2	D-VSS, P-VSS	A5	F-VSS	B5	F-VSS	AC5	FIP-DQ0, N-ADD0, FIP-ADD01, D-DQ01	AD5	FIP-DQ0, N-ADD0, FIP-ADD01, D-DQ01	C23	F-VSSQ	C24	F-VCCQ
D1	N-WE#	D2	N-WE#	A6	FIP-A2, FIP-ADD2, N-ADD2	B6	FIP-A3, FIP-ADD3, N-ADD3	AC6	F-VSSQ, P-VSSQ, D-VSSQ	AD6	F-VCCQ, P-VCCQ, D-VDDQ	D23	F-RPD, F-CKE	D24	FIP-RST#
E1	D-DQ0	E2	D-DQ0	A7	FIP-A4, FIP-ADD4, N-ADD4	B7	FIP-A5, FIP-ADD5, N-ADD5	AC7	FIP-R03, N-ADD0, FIP-ADD01, D-DQ01	AD7	FIP-DQ2, N-ADD2, FIP-ADD18, D-DQ18	E23	F2-CE#	E24	F1-CE#
F1	D-VDDQ	F2	D-VSSQ	A8	FIP-A6, FIP-ADD6, N-ADD6	B8	FIP-A7, FIP-ADD7, N-ADD7	AC8	FIP-DQ5, N-ADD5, FIP-ADD21, D-DQ21	AD8	FIP-DQ4, N-ADD4, FIP-ADD20, D-DQ20	F23	N2-CE#	F24	N1-CE#, F4-CE#
G1	D-DQ2	G2	D-DQ2	A9	FIP-A8, FIP-ADD8, N-ADD8	B9	FIP-A8, FIP-ADD8, N-ADD8	AC9	F-VSSQ, P-VSSQ, D-VSSQ	AD9	F-VCCQ, P-VCCQ, D-VDDQ	G23	NWR#, F-WP#	G24	N-REF
H1	D-DQ4	H2	D-DQ4	A10	F-VCCQ	B10	F-VSSQ	AC10	FIP-DQ7, N-ADD7, FIP-ADD23, D-DQ23	AD10	FIP-DQ6, N-ADD6, FIP-ADD22, D-DQ22	H23	F-WP1#	H24	FIP-WE#
J1	D-VDDQ	J2	D-VSSQ	A11	N-ALE / F-QS0	B11	N-CLK / P-QS1	AC11	D-DM2, P-BT2	AD11	D-DQ32	J23	FIP-OE#	J24	D-WE#
K1	D-DQ6	K2	D-DQ6	A12	FIP-A10, FIP-ADD10, N-ADD10	B12	FIP-A11, FIP-ADD11, N-ADD11	AC12	F-CLK#	AD12	FIP-CLK	K23	D-VSS, P-VSS	K24	D-VDD, P-VCC
L1	D-DQS0	L2	D-DQ0	A13	FIP-A12, FIP-ADD12, N-ADD12	B13	FIP-A13, FIP-ADD13, N-ADD13	AC13	N-VSS, F-VSS	AD13	N-VCC, F-VCC	L23	D-A1	L24	D-A0
M1	D-DQS1	M2	D-DQ1	A14	FIP-A14, FIP-ADD14, N-ADD14	B14	FIP-A15, FIP-ADD15, N-ADD15	AC14	D-DM3, P-BT3#	AD14	D-DQ33	M23	D-A3	M24	D-A2
N1	D-VDDQ	N2	D-VSSQ	A15	FIP-A16, FIP-ADD16, N-ADD16	B15	FIP-A17, FIP-ADD17, N-ADD17	AC15	FIP-DQ8, N-ADD8, FIP-ADD25, D-DQ25	AD15	FIP-DQ8, N-ADD8, FIP-ADD24, D-DQ24	N23	D-A5	N24	D-A4
P1	D-DQ8	P2	D-DQ8	A16	F-VCCQ	B16	F-VSSQ	AC16	F-VSSQ, P-VSSQ, D-VSSQ	AD16	F-VCCQ, P-VCCQ, D-VDDQ	P23	D-A7	P24	D-A6
R1	D-VDD, P-VCC	R2	D-VSS, P-VSS	A17	FIP-A18, F-DM0	B17	FIP-A19, F-DM1	AC17	FIP-DQ11, N-ADD11, FIP-ADD27, D-DQ27	AD17	FIP-DQ10, N-ADD10, FIP-ADD26, D-DQ26	R23	D-B1	R24	D-B0, P-CRE
T1	D-DQ10	T2	D-DQ10	A18	FIP-A20, F-CAS#	B18	FIP-A21, F-RAS#	AC18	FIP-DQ13, N-ADD13, FIP-ADD28, D-DQ28	AD18	FIP-DQ12, N-ADD12, FIP-ADD28, D-DQ28	T23	D2-CS#, P2-CE#	T24	D1-CS#, P1-CE#
U1	D-DQ12	U2	D-DQ12	A19	FIP-A22, F-BA0	B19	FIP-A23, F-BA1	AC19	F-VSSQ, P-VSSQ, D-VSSQ	AD19	F-VCCQ, P-VCCQ, D-VDDQ	U23	D-CAS#	U24	D-RAS#
V1	D-VDDQ	V2	D-VSSQ	A20	FIP-A24	B20	FIP-A25	AC20	FIP-DQ15, N-ADD15, FIP-ADD31, D-DQ31	AD20	FIP-DQ14, N-ADD14, FIP-ADD30, D-DQ30	V23	D-A9	V24	D-A8
W1	D-DQ14	W2	D-DQ14	A21	N-VCC, F-VCC	B21	FIP-A26, F-RFU	AC21	FIP-WAIT / F-RDY	AD21	F-ADV#P-ADV#(AVD#)	W23	D-A11	W24	D-A10
Y1	D-CLK	Y2	D-CKE	A22	REFU	B22	N-VSS, P-VSS	AC22	F-VCCQ / N-RES#	AD22	REFU	Y23	D-A13	Y24	D-A12
AA1	D-CLK#	AA2	P-LBFP-BY#									AA23	D-VSS, P-VSS	AA24	F-VPP / N-ACC
AB1	REFU	AB2	P-LBFP-BT#									AB23	D-A14, RFU	AB24	D-VDD, F-VCC
AC1	NC	AC2	NC									AC23	NC	AC24	NC
AD1	NC	AD2	NC									AD23	NC	AD24	NC

Figure 3.12.2-13  
Ball List – 176-Ball BGA, 0.65 mm Pitch, 16 mm x 16 mm Package

TOP VIEW

14.00mm

14.00 mm




Figure 3.12.2-14  
Ball Outline – 200-Ball BGA, 0.5 mm Pitch, 14 mm x 14 mm Package

Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names	Ball Location	Signal Names
A1	NC	A2	RFU	A3	RFU	B3	NC	AF3	NC	AG3	CEA5	A26	RFU	AZ6	NC	B27	VSS	K27	VREF
B1	VCC	B2	NC	A4	RFU	B4	CEA4	AF4	CEA4	AG4	CEA2	B26	NC	B26	NC	C27	D-D015	L27	VSS0
C1	D-D000	C2	NC	A5	RFU	B5	CEA3	AF5	CEA3	AG5	CEA1	C26	NC	C26	NC	D27	D-D014	M27	CK
D1	D-D001	D2	VCC0	A6	RFU	B6	RFU	AF6	RFU	AG6	RFU	D26	VSS0	D26	VSS0	E27	VCC0	N27	D-A12
E1	VSS0	E2	D-D002	A7	A0	B7	A1	AF7	RFU	AG7	OEF	E26	D-D013	E26	D-D013	F27	D-D011	P27	D-A11
F1	D-D004	F2	D-D003	A8	A2	B8	A3	AF8	VSS	AG8	VCC0	F26	D-D012	F26	D-D012	G27	D-D010	R27	D-A8
G1	D-D005	G2	VCC0	A9	A4	B9	A5	AF9	D00	AG9	RFU	G26	VSS0	G26	VSS0	H27	VCC0	T27	D-A6
H1	VSS0	H2	D-D006	A10	A6	B10	A7	AF10	D01	AG10	D08	H26	D-D09	H26	D-D09	J27	VSS	U27	D-A4
J1	VCC0	J2	D-D007	A11	A17	B11	A18	AF11	RFU	AG11	D09	J26	D-D08	J26	D-D08	K27	VSS	V27	VSS
K1	VCC	K2	D-D008	A12	R-LB#	B12	RDY/BSY#	AF12	D02	AG12	VCC0	K26	D05T	K26	D05T	L27	VREF	W27	VCC0
L1	WEF	L2	DM0	A13	R-LUB#	B13	WP#	AF13	D03	AG13	D010	L26	DM1	L26	DM1	M27	VSS0	X27	VREF
M1	RAS#	M2	CAS#	A14	VPP	B14	VSS	AF14	VCC	AG14	D011	M26	CK#	M26	CK#	N27	CK	Z27	VREF
N1	D2-CS#	N2	VCC	A15	VCC	B15	S-VCC	AF15	S-VCC	AG15	VSS	N26	CKE	N26	CKE	P27	D-A12	AA27	D-D026
P1	D-BA1	P2	D-BA0	A16	A21	B16	S-OE2	AF16	RFU	AG16	CLK	P26	D-A9	P26	D-A9	R27	D-A11	AB27	D-D027
R1	D-A0	R2	D-A10	A17	RST#	B17	WEF	AF17	D04	AG17	ADV#	R26	D-A7	R26	D-A7	T27	D-A8	AC27	VCC0
T1	D-A2	T2	D-A1	A18	RFU	B18	RFU	AF18	D05	AG18	D012	T26	D-A5	T26	D-A5	U27	D-A6	AD27	D-D030
U1	D-A3	U2	DM2	A19	A19	B19	A20	AF19	D06	AG19	D013	U26	DM3	U26	DM3	V27	VSS	AE27	D-D031
V1	VCC	V2	D-D022	A20	A9	B20	A8	AF20	D07	AG20	D014	V26	DCS3	V26	DCS3	W27	VSS0	AF27	VSS
W1	VCC0	W2	D-D016	A21	A11	B21	A10	AF21	RFU	AG21	D015	W26	D-D024	W26	D-D024	X27	VSS0	AG27	NC
Y1	VSS0	Y2	D-D017	A22	A12	B22	A12	AF22	VCC0	AG22	VSS	Y26	D-D025	Y26	D-D025	Z27	VCC0	AD27	D-D030
AA1	D-D018	AA2	VCC0	A23	A14	B23	A14	AF23	A16	AG23	WAIT# / RDY	AA26	VSS0	AA26	VSS0	AA27	D-D026	AE27	D-D031
AB1	D-D019	AB2	D-D020	A24	A15	B24	A22	AF24	A24	AG24	A25	AB26	D-D028	AB26	D-D028	AB27	D-D027	AF27	VSS
AC1	VSS0	AC2	D-D021	A25	A23	B25	A22	AF25	NC	AG25	RFU	AC26	D-D029	AC26	D-D029	AC27	VCC0	AG27	NC
AD1	D-D022	AD2	VCC0	A25	RFU	B25	NC	AF25	NC	AG25	RFU	AD26	VSS0	AD26	VSS0	AD27	D-D030		
AE1	D-D023	AE2	NC									AE26	NC	AE26	NC	AE27	D-D031		
AF1	VCC	AF2	NC									AF26	NC	AF26	NC	AF27	VSS		
AF1	NC	AF2	RFU									AG26	RFU	AG26	RFU	AG27	NC		

Figure 3.12.2-15  
Ball List – 200-Ball BGA, 0.5 mm Pitch, 14 mm x 14 mm Package

Table 3.12.2-1 - PoP Signal Name Glossary

Signal Name	Signal Type	Description
#	Rule	Pound Sign - When appended to a pin name - Indicates TRUE = L signal - Alternate to " \ " "
,	Rule	Comma - Separator used between signal names indicating an alternate function. The device referenced first is the primary device function.
/	Rule	Forward Slash - Separator used between signal names indicating shared signals
\	Rule	Back Slash - When appended to a pin name - Indicates TRUE = L signal
D-	Rule	Prefix for DRAM specific signal
DNU	Rule	Do Not Use
F-	Rule	Prefix for FLASH specific signal
N-	Rule	Prefix for NAND specific signal
NC	Rule	No Connection
P-	Rule	Prefix for pSRAM specific Signal
RFU	Rule	Reserved for Future Use
S-	Rule	Prefix for SRAM specific Signal
A/DQ0 ~ A/DQ15	I/O	ADDRESS input for x16 bus width/DATA INPUT/OUTPUT 0- Inputs data and commands during write cycles, outputs data during read cycles
A/DQ16 ~ A/DQ31	I/O	ADDRESS input for x32 bus width/DATA INPUT/OUTPUT - Inputs data and commands during write cycles, outputs data during read cycles
A0 ~ Amax	I	Address input during read and write operations for x16 bus width
ADV#	I	ADDRESS DATA VALID: Low-true input during synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.
ALE	I	Address Latch Enable - Address is latched to the address register through NAND I/O ports on the rising edge of WE# when ALE is High
BA0	I	BANK ADDRESS INPUT 0: Select the bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied
BA1	I	BANK ADDRESS INPUT 1: Select the bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied
CAS#	I	COLUMN ADDRESS STROBE: Low-true input selects the columns of the address location selected
CE0#	I	CHIP ENABLE 0: Low-true input selects the associated memory die
CE1#	I	CHIP ENABLE 1: Low-true input selects the associated memory die
CE2	I	CHIP ENABLE 2: High-true input selects the associated memory die
CE2#	I	CHIP ENABLE 2: Low-true input selects the associated memory die
CE3#	I	CHIP ENABLE 3: Low-true input selects the associated memory die
CKE	I	CLOCK ENABLE: CKE activates (HIGH) and deactivates (LOW) the CLK signal
CLE	I	Command Latch Enable - Commands are latched to the command register through NAND I/O ports on the rising edge of WE# when CLE is High
CLK	I	CLOCK: Synchronizes the memory chip with the system memory bus clock during burst operations.
CLK#	I	DDR CLOCK: Complement of CLK for DDR-enabled memory
CRE	I	CONTROL REGISTER ENABLE: High-true input when active write operations load the Refresh Control Register or Bus Control Register
DM0	I/O	INPUT/OUTPUT MASK 0: DM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses (DQ7-0)
DM1	I/O	INPUT/OUTPUT MASK 0: DM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses (DQ15-8)
DPD	I	Deep Power Down. Control pin used with some flash memory
DQ0 ~ DQ31	I/O	DATA INPUT/OUTPUT - Inputs data and commands during write cycles, outputs data during read cycles
D-VCC	Power	SDRAM CORE VOLTAGE: SDRAM single power supply
D-VCCQ (VDDQ)	Power	SDRAM INPUT/OUTPUT VOLTAGE: Supply power for the input and output buffers
D-VSS	Power	SDRAM CORE GROUND: Connect to system ground - do not float
D-VSSQ	Power	SDRAM INPUT/OUTPUT GROUND: Connect to system ground - do not float
LB#	I	LOWER BYTE ENABLE: Low-true input enables the lower bytes for RAM (DQ7-0)
N-I/O0 ~ N-I/O7	I/O	Command, Address, Data input/output for NAND Flash
N-I/O8 ~ N-I/O15	I/O	Data input/output for NAND Flash
N-PRE	I	Power on auto read enable. Connect to VSS or NC
N-MRES#	O	Output reset signal to CPU when power on auto read mode and auto read mode are activated in certain AND memory.
N-RES#	I	RES# should be low when power is on. Device is initialized upon L to H transition. RES# = L puts the device in deep standby. Used with certain AND memory
OE#	I	OUTPUT ENABLE: Low-true input enables the output buffers when low. When OE# is high, the output buffers are disabled.
RAS#	I	ROW ADDRESS STROBE: Low-true input selects the rows of the address location selected
RDY/BSY#	O	Ready / Busy indicates status of device operation. When Low a program, erase, or read is in progress. It is usually and open-drain signal.
RE#	I	Read Enable. Active low. Controls read timing. Clocking RE# increments the internal address and reads out data
RST#	I	HARDWARE RESET: Low-true input initializes internal circuitry to reading array data
UB#	I	UPPER BYTE ENABLE: Low-true input enables the upper bytes for RAM (DQ15-8)
V-Ref	O	SSTL-2 reference voltage. Voltage reference for data output.
VCC	Power	CORE VOLTAGE: single power supply
VCCQ (VDDQ)	Power	INPUT/OUTPUT VOLTAGE: Supply power for the input and output buffers
VPP (ACC)	I	ACCELERATED VOLTAGE LEVEL: At V <sub>HH</sub> , accelerates programming and automatically places device in unlock bypass mode. At V <sub>IL</sub> , disables all program and erase functions, V <sub>IH</sub> for all other operations.
VSS	Power	CORE GROUND: Connect to system ground - do not float
VSSQ	Power	INPUT/OUTPUT GROUND: Connect to system ground - do not float
WAIT (RDY)/DQS0	O	DEVICE READY: Indicates the status of the burst read operation/DATA STROBE PIN 0: Edge detector for when data is available on the bus (DQ7-0)
WAIT/DQS0	O	WAIT: Indicates the status of the burst read operation/DATA STROBE PIN 0: Edge detector for when data is available on the bus (DQ7-0)
WE#	I	WRITE ENABLE: Low-true input controls the write operations to the selected die by determining whether a given cycle is a write cycle.
WP1#	I	HARDWARE WRITE PROTECT: Low-true input controls the associated flash memory die(s). If only NOR Flash, NOR #1 gets F-WP1#, and all other NOR gets F-WP2#. If NOR and NAND, then all NOR gets F-WP1#, and all NAND gets F-WP2#.
WP2#	I	HARDWARE WRITE PROTECT: Low-true input controls the associated flash memory die(s). If only NOR Flash, NOR #1 gets F-WP1#, and all other NOR gets F-WP2#. If NOR and NAND, then all NOR gets F-WP1#, and all NAND gets F-WP2#.

14.00 mm

(NOR+NAND+LPSDR/DDR SDRAM) POP (14x14mm with 0.65mm pitch) ballout TOP VIEW (ball side down)

14.00mm




Figure 3.12.2-16  
Ball Outline – 152-Ball FBGA, 0.65 mm Pitch, 14 mm x 14 mm Package

RND(NOR+NAND+LPSDR/DDR SDRAM) POP (13x13mm with 0.65mm pitch) ballout TOP VIEW (Ball side down)  
13.00mm




Figure 3.12.2-17  
Ball Outline – 136-Ball FBGA, 0.65 mm Pitch, 13 mm x 13 mm Package

Table 3.12.2-2 – Signal Descriptions

Signal Name	Signal Type	Description (JESD21C for additional information)
D-CS#	I	CHIP SELECT : Low input enables and high input disables the command decoder
D-RAS#	I	ROW ADDRESS STROBE : Low-true input selects the rows of the address location selected
D-CAS#	I	COLUMN ADDRESS STROBE : Low-true input selects the columns of the address location selected
D-WE#	I	WRITE ENABLE : Low-true input controls the write operations to the selected die by determining whether a given cycle is a write cycle
D-A0~D-A14	I	Address input during read and write operation
D-BA0~D-BA1	I	BANK ADDRESS INPUT : Select the bank. ACTIVE, READ, WRITE or PRECHARGE command is being applied
D-DM0~D-DM3	I/O	INPUT/OUTPUT MASK : DM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses (Byte control)
D-DQ0~D-DQ31	I/O	DATA INPUT/OUTPUT-Inputs data and commands during write cycles, outputs data during read cycles
D-DQS0~D-DQS3	I/O	DATA STROBE: Output with Read, Input with Write. Edge-aligned with Read, Center-aligned with Write. Used to capture Write Data
VDD,VCC	Power	CORE VOLTAGE : single power supply
VDDQ	Power	INPUT/OUTPUT VOLTAGE : Supply power for the input and output buffers
VSS	Power	CORE GROUND : Connect to system ground - do not float
VSSQ	Power	INPUT/OUTPUT GROUND : Connect to system ground -do not float
N-CE#	I	CHIP ENABLE : Low-true input selects the associated memory die
N-RE#	I	READ ENABLE : Active low. Controls read timing. Clocking RE# increments the internal address and read out data
N-WP#	I	HARDWARE WRITE PROTECT : Low true input controls the associated flash memory die(s).
N-WE#	I	WRITE ENABLE : Low-true input controls the write operations to the selected die by determining whether a given cycle is a write cycle
N-ALE	I	ADDRESS LATCH ENABLE-Address is latched to the address register through NAND I/O ports on the rising edge of WE# when ALE is HIGH
N-I/O0~N-I/O15	I/O	Command, Address, Data input/output for NAND flash
N-RY#BY#	O	Ready/Busy indicates status of device operation. When low a program, erase, or read is in progress. It is usually an open-drain signal
N-CLE	I	COMMAND LATCH ENABLE-Command are latched to the command register through NAND I/O ports on the rising edge of WE# when CLE is High
N-PRE	I	Power on Auto Read Enable. Connect to VSS or NC
N-RES#	I	RES# should be low when power is on.
N-MRES#	O	Output reset signal to CPU when power on auto read mode and auto read mode are activated in certain AND memory
F-CK	I	CLOCK : Synchronize the memory chip with the system memory bus clock during burst operations
F-A0~F-A25	I	Address input during read and write operation
F-WP#	I	HARDWARE WRITE PROTECT : Low-true input controls the associated flash memory die(s).
F-CE#	I	CHIP ENABLE : Low-true input selects the associated memory die
F-OE#	I	OUTPUT ENABLE : Low-true input enables the output buffer when low
F-RST#	I	HARDWARE RESET : Low- true input initializes internal circuitry to reading array data
F-WE#	I	WRITE ENABLE : Low-true input controls the write operations to the selected die by determining whether a given cycle is a write cycle.
Signal Name	Signal Type	Description (JESD21C for additional information)
F-DPD	I	DEEP POWER DOWN. Controls pin used with some flash memory-enter/exit deep power down mode
F-VPP	I	ACCELERATED VOLTAGE LEVEL : At VHH, accelerates programming and automatically places device in unlock bypass mode. At VIL, disables all program and erase functions, VIH for all other operations
F-INT	O	Notify the host when a command has been completed
D-CK	I	CLOCK : Synchronize the memory chip with the system memory bus clock during burst operations
D-CK#	I	DDR CLOCK : Complement of CLK for DDR-enabled memory
D-CKE	I	CLOCK ENABLE : CKE activates(HIGH) and deactivates(LOW) the CLK signal

Table 3.12.2-3 – ADM Signal Description Table


A/DQ0 ~ A/DQ15	I/O	ADDRESS input for x16 bus width/DATA INPUT/OUTPUT 0- Inputs data and commands during write cycles, outputs data during read cycles
A/DQ16 ~ A/DQ31	I/O	ADDRESS input for x32 bus width/DATA INPUT/OUTPUT - Inputs data and commands during write cycles, outputs data during read cycles
A0 ~ Amax	I	Address input during read and write operations for x16 bus width
ADV#	I	ADDRESS DATA VALID: Low-true input during synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.
ALE	I	Address Latch Enable - Address is latched to the address register through NAND I/O ports on the rising edge of WE# when ALE is High
BA0	I	BANK ADDRESS INPUT 0: Select the bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied
BA1	I	BANK ADDRESS INPUT 1: Select the bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied
CAS#	I	COLUMN ADDRESS STROBE: Low-true input selects the columns of the address location selected
E0#	I	CHIP ENABLE: Low-true input selects the associated memory die
CKE	I	CLOCK ENABLE: CKE activates (HIGH) and deactivates (LOW) the CLK signal
CLE	I	Command Latch Enable - Commands are latched to the command register through NAND I/O ports on the rising edge of WE# when CLE is High
CK	I	CLOCK: Synchronizes the memory chip with the system memory bus clock during burst operations.
CK#	I	DDR CLOCK: Complement of CLK for DDR-enabled memory
CRE/ PMODE	I	CONTROL REGISTER ENABLE: High-true input when active write operations load the Refresh Control Register or Bus Control Register
D/F-DQS0:1	I	DDR Data strobe
D/F-DM0	I/O	INPUT/OUTPUT MASK 0: DM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses (DQ7-0)
D/F-DM1	I/O	INPUT/OUTPUT MASK 0: DM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses (DQ15-8)
DPD	I	Deep Power Down. Control pin used with some flash memory - enter/exit deep power down mode
DQ0 ~ DQ31	I/O	DATA INPUT/OUTPUT - Inputs data and commands during write cycles, outputs data during read cycles
D-VDD	Power	SDRAM CORE VOLTAGE: SDRAM single power supply
D-VDDQ	Power	SDRAM INPUT/OUTPUT VOLTAGE: Supply power for the input and output buffers
D-VSS	Power	SDRAM CORE GROUND: Connect to system ground - do not float
D-VSSQ	Power	SDRAM INPUT/OUTPUT GROUND: Connect to system ground - do not float

Table 3.12.2-3 – ADM Signal Description Table (Cont.)

LB#	I	LOWER BYTE ENABLE: Low-true input enables the lower bytes for RAM (DQ7-0)
N-I/O0 ~ N-I/O7	I/O	Command, Address, Data input/output for NAND Flash
N-I/O8 ~ N-I/O15	I/O	Data input/output for NAND Flash
N-PRE	I	Power on auto read enable. Connect to VSS or NC
N-MRES#	O	Output reset signal to CPU when power on auto read mode and auto read mode are activated in certain AND memory.
N-RES#	I	RES# should be low when power is on. Device is initialized upon L to H transition. RES# = L puts the device in deep standby. Used with certain AND memory
OE#	I	OUTPUT ENABLE: Low-true input enables the output buffers when low. When OE# is high, the output buffers are disabled.
RAS#	I	ROW ADDRESS STROBE: Low-true input selects the rows of the address location selected
RY/BY#	O	Ready / Busy indicates status of device operation. When Low a program, erase, or read is in progress. It is usually and open-drain signal.
RE#	I	Read Enable. Active low. Controls read timing. Clocking RE# increments the internal address and reads out data
RST#	I	HARDWARE RESET: Low-true input initializes internal circuitry to reading array data
UB#	I	UPPER BYTE ENABLE: Low-true input enables the upper bytes for RAM (DQ15-8)
V-Ref	O	SSTL-2 reference voltage. Voltage reference for data output.
VDD	Power	CORE VOLTAGE: single power supply
VDDQ	Power	INPUT/OUTPUT VOLTAGE: Supply power for the input and output buffers
VPP (ACC)	I	ACCELERATED VOLTAGE LEVEL: At VHH, accelerates programming and automatically places device in unlock bypass mode. At VIL, disables all program and erase functions, VIH for all other operations.
VSS	Power	CORE GROUND: Connect to system ground - do not float
VSSQ	Power	INPUT/OUTPUT GROUND: Connect to system ground – do not float
WAIT (RDY)/DQS0	O	DEVICE READY: Indicates the status of the burst read operation/DATA STROBE PIN 0: Edge detector for when data is available on the bus (DQ7-0)
WAIT	O	WAIT: Indicates the status of the burst read operation/DATA STROBE PIN 0: Edge detector for when data is available on the bus (DQ7-0)
WE#	I	WRITE ENABLE: Low-true input controls the write operations to the selected die by determining whether a given cycle is a write cycle.
WP1#	I	HARDWARE WRITE PROTECT: Low-true input controls the associated flash memory die(s). If only NOR Flash, NOR #1 gets F-WP1#, and all other NOR gets F-WP2#. If NOR and NAND, then all NOR gets F-WP1#, and all NAND gets F-WP2#.
WP2#	I	HARDWARE WRITE PROTECT: Low-true input controls the associated flash memory die(s). If only NOR Flash, NOR #1 gets F-WP1#, and all other NOR gets F-WP2#. If NOR and NAND, then all NOR gets F-WP1#, and all NAND gets F-WP2#.


**ISM Details**

- ISM Memory Configuration
- 256Mb/512Mb SDRAM x32 DDR
- ~ 98 external I/O including pwr/gnd on single side as shown below
- Nominal 12 mm x 12 mm x 0.38mm
- ISM Package Details (pad array for reference only)



**Figure 3.12.2-18 - SDRAM Internal Stacking Module**

Redistribution on ISM substrate of Memory  
pin-out to ISM-standard Pad-out



Logic Die pin-out is same, or very similar, to ISM pad-out for no, or little, redistribution needed on base substrate; allows drop-in replacement.

Figure 3.12.2-19 - Explanation of ISM Standardization Concept

- Proposal below is for external bond finger pad-out for a 256Mb/512Mb SDRAM x32 DDR ISM substrate
- ISM package test pad array and netlist is per memory supplier's preference

ISM BF Netlist	Bond Finger	ISM BF Netlist	Bond Finger	ISM BF Netlist	Bond Finger	ISM BF Netlist	Bond Finger
vss	BF1	dq19	BF26	vdd	BF51	dq10	BF76
vdd	BF2	dq18	BF27	clk	BF52	dq9	BF77
pwrdown	BF3	dq17	BF28	clkb	BF53	dq8	BF78
dq31	BF4	dq16	BF29	vss	BF54	vssq	BF79
dq30	BF5	vddq	BF30	a12	BF55	vddq	BF80
vddq	BF6	vssq	BF31	a10	BF56	dm0	BF81
vssq	BF7	dqs2	BF32	a8	BF57	dqs0	BF82
dq29	BF8	dm2	BF33	a6	BF58	dq7	BF83
dq28	BF9	vss	BF34	a4	BF59	dq6	BF84
dq27	BF10	vdd	BF35	a2	BF60	vddq	BF85
dq26	BF11	cke	BF36	ba0	BF61	vssq	BF86
vssq	BF12	web	BF37	ba1	BF62	dq5	BF87
vddq	BF13	casb	BF38	vdd	BF63	dq4	BF88
dq25	BF14	rasb	BF39	vss	BF64	dq3	BF89
dq24	BF15	a1	BF40	dm1	BF65	dq2	BF90
dqs3	BF16	a3	BF41	dqs1	BF66	vssq	BF91
dm3	BF17	a5	BF42	vssq	BF67	vddq	BF92
vddq	BF18	a7	BF43	vddq	BF68	dq1	BF93
vssq	BF19	a9	BF44	dq15	BF69	dq0	BF94
dq23	BF20	a11	BF45	dq14	BF70	ts0	BF95
dq22	BF21	a0	BF46	dq13	BF71	ts1	BF96
dq21	BF22	a13 (512Mb only)	BF47	dq12	BF72	vdd	BF97
dq20	BF23	a14 (512Mb only)	BF48	vddq	BF73	vss	BF98
vssq	BF24	cs	BF49	vssq	BF74		
vddq	BF25	hi-v	BF50	dq11	BF75		

Legend for netlist colors:

- vddq (Red)
- vssq (Green)
- vdd (Pink)
- vss (Grey)
- dq (Yellow)
- Address (Blue)

Figure 3.12.2-20- Pad-Out Proposal

## Design Criteria for Pad-out Proposal

- One Vssq/Vddq pair with every 4 data lines (DQx, x=0..31). This is optimal for reducing switching noise/ground bounce.
- All the data lines (DQ pads) are in the two outer sides. The critical control signals (clk, WE, Cas, Ras etc) are towards the middle of the Stacked Memory Interface (SMI) bus.
- All adjacent address lines are separated (A(x), A(x+2) ) – this reduces cross talk among the high activity lines
- Clk and clkb have a Vss/Vdd line on either side
- The nonstandard pins are kept on the very outside ends.
- The DMx/DQSx are set up with the 'x' data byte (X=0..3)
- VDDQ/VSSQ swapping across DQ groups for better routing



1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
A	NU	D-DQc	D-VDDQ	D-DQc	D-DQc	D-VDDQ	D-DQc	D-DQc	D-VDDQ	D-CK	D-VDD	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	NU	NU
B	RFU,NC	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	RFU,NC	NU
C	D-Dma	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
D	D-DQa	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
E	D-VDDQ	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
F	D-DQa	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
G	D-DQa	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
H	D-VDDQ	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
I	D-DQa	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
J	D-DQa	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-DQc	D-DQc	D-VSSQ	D-CK#	VSS	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQb	D-VDDQ	D-DQb	D-DQd	D-DQd	D-VSSQ	D-VSSQ
K	D-VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
L	F-VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
M	F-ADQ1	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0	F-ADQ0
N	F-ADQ3	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2	F-ADQ2
P	F-VDDQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ	F-VSSQ
R	F-ADQ5	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4	F-ADQ4
T	F-ADQ7	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6	F-ADQ6
U	F-VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
V	F-WE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#	F-OE#
W	F-ADV#, ALE#	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK	F-CK
Y	F-CE1#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#	F-CE0#
AA	F-VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
AB	NU	RFU,NC	F-ADQ8	F-ADQ10	F-ADQ12	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14	F-ADQ14
AC	NU	F-ADQ9	F-ADQ11	F-ADQ13	F-ADQ15	F-ADQ17	F-ADQ19	F-ADQ21	F-ADQ23	F-ADQ25	F-ADQ27	F-ADQ29	F-ADQ31	F-ADQ33	F-ADQ35	F-ADQ37	F-ADQ39	F-ADQ41	F-ADQ43	F-ADQ45	F-ADQ47	F-ADQ49

**168 PACKAGE TOP SIDE**  
**A1 in Top Left, Top View**

**12X12 mm Pad pitch=0.5mm**




Figure 3.12.2-22 PoP 12X12 mm body size, 0.50 mm pad pitch based on a true split DRAM and Non-volatile bus structure








Figure 3.12.2-25  
PoP 10X10 mm body size, 0.50 mm pad pitch for a single Channel LPDDR2 only

Top View – ball side down

	1	2	3	4	5	6	7	8	9
A	NC	CA9	VDD2	VDD <sub>1</sub>	VSSQ	DQ14	DQ12	VDD2	NC
B	CA7	CA8	ZQ	VSS	DQ15	DQ13	VDD <sub>Q</sub>	VSS <sub>Q</sub>	DQ11
C	CA5	CA6						DQ10	DQ9
D	VDDC <sub>A</sub>	VSSC <sub>A</sub>		CKE2 CS3#	VSSQ	DQS1		DQ8	VDD <sub>Q</sub>
E	VDD2	VREF (CA)		CKE1	VDD <sub>Q</sub>	DQS1 #		DM1	VSS
F	VSS	VSSC <sub>A</sub>		CKE0	VSS	VDD1		VDD2	VREF (DQ)
G	VDDC <sub>A</sub>	CK		CS1#	VSSQ	DQS0 #		DM0	VDD1
H	CK#	CS0#		CS2#	VDD <sub>Q</sub>	DQS0		DQ7	VDD <sub>Q</sub>
J	CA4	CA3						DQ5	DQ6
K	CA2	CA1	VAC <sub>C</sub>	VSS	DQ0	DQ2	VDD <sub>Q</sub>	VSS <sub>Q</sub>	DQ4
L	NC	CA0	VDD2	VDD <sub>1</sub>	VSSQ	DQ1	DQ3	VDD2	NC

Note: The ZQ ball used when operating above 200 Mhz is limited to a 5pf load (typically 2 die using CKE0,1 and CS0,1)

Figure 3.12.2-26  
LPDDR2 x16 (NVM/DRAM) 79-ball 0.5 mm pitch



### Dual LPDDR2 Package Definition

- Uses mechanical outline MO-273, variation VEEBDC
- 240 balls
- Internal row partially populated

Table 3.12.2-4 — Dual LPDDR2 Ball Count

Ball Type	Ball Count	Comment
DQ	64	
DQS	16	
DM	8	
CS	4	
CKE	4	
CA	20	
ZQ	2	
CK	4	
VDD1	10	
VDD2	12	
VDDQ	24	
VDDCA	6	
VSS	12	Shared by VDD1 and VDD2
VSSQ	24	
VSSCA	6	
VREF	4	
VACC	2	
DNU	18	Do not use
Total	240	