- Home
- About JEDEC
- Standards & Documents
- Committees
- JC-10: Terms, Definitions, and Symbols
- JC-11: Mechanical (Package Outlines) Standardization
- JC-13: Government Liaison
- JC-14: Quality and Reliability of Solid State Products
- JC-15: Thermal Characterization Techniques for Semiconductor Packages
- JC-16: Interface Technology
- JC-22: Diodes and Thyristors
- JC-25: Transistors
- JC-40: Digital Logic
- JC-42: Solid State Memories
- JC-45: DRAM Modules
- JC-63: Multiple Chip Packages
- JC-64: Embedded Memory Storage and Removable Memory Cards
- JC-65: RFID
- News
- Events & Meetings
- Join JEDEC
- Members Area
- Order JEP 95 and JESD21-C Related Products
- Privacy Policy
PC3-14900/PC3L-12800 UDIMM
| DDR Version | DDR3 |
| DIMM Version | 240-pin Unbuffered DIMMs |
| Raw Card Revision | E3 |
| Description | 2 rank x8 ECC planar, 6 layers |
| Release Date | Mon, 2010-12-20 |
| Technical Support | jedec_dimm_support@elpida.com |
| Reference Specification | DDR3 SDRAM Unbuffered DIMM Design Standard Rev. 1.06, Item 2131.06 |
| Item # | 2078.07 |
| Committee Ballot # | JC-45.2-10-292, JC-45.3-12-210 |
| Date Ballot Issued | August 7, 2012 |
| Release Date of Layout (.brd file) | September 8, 2010 |
| Board Ballot # | |
| Date Approved | September 2012 |
| Download |