- Home
- About JEDEC
- Standards & Documents
- Committees
- JC-10: Terms, Definitions, and Symbols
- JC-11: Mechanical (Package Outlines) Standardization
- JC-13: Government Liaison
- JC-14: Quality and Reliability of Solid State Products
- JC-15: Thermal Characterization Techniques for Semiconductor Packages
- JC-16: Interface Technology
- JC-22: Diodes and Thyristors
- JC-25: Transistors
- JC-40: Digital Logic
- JC-42: Solid State Memories
- JC-45: DRAM Modules
- JC-63: Multiple Chip Packages
- JC-64: Embedded Memory Storage and Removable Memory Cards
- JC-65: RFID
- News
- Events & Meetings
- Join JEDEC
- Members Area
- Order JEP 95 and JESD21-C Related Products
- Privacy Policy
JEDEC Committee:
DRAM Modules JC-45
The scope of JC-45 is to develop standards for DRAM modules, cards, and socket interfaces. These standards are to address architectural, electrical, test, and SPD issues relating to memory design and manufacturing for commercial applications.
Memory module is defined as a single or multiple PCBs that predominantly include multiple memory, logic, and passive devices in a planar or 3D layout for use with sockets.
- Search Documents related to JC-45 and Subcommittees
- JC-45 and Subcommittees
Recent Documents
Recent News
Subcommittees
| Status (status) | ||
|---|---|---|
| JC-45.1 | Registered DRAM Modules | |
| JC-45.3 | Small DRAM Modules | |
| JC-45.4 | Fully Buffered DRAM Modules | |
| JC-45.5 | Module Interconnect | |
| JC-45.6 | Hybrid Modules |
Join JC-45
Interested in JC-45’s DRAM Modules mission? Find out more about the benefits of JEDEC membership today.
Membership Information
Committee Meetings
JC-45 RSS Feed
Subscribe to the JC-45 RSS Feed to receive updates when new JC-45 content is added.