JESD21-C, JEDEC Configurations for Solid State Memories, is a compilation of some 3000 pages of all memory device standards for solid state memory including DIMM, DRAM, SDRAM, MCP, PROM, and others from September 1989 to present. The document is divided into sections for ease of use. Each section can be searched by following one of the links listed on the menu "JESD21-C Standards" on the right of this page.
The JEDEC JC-42 Committee on RAM Memory and its Subcommittees, JC-45 Committee on Memory Modules and its Subcommittees and the JC-63 Committee on Multi Chip Packages develop the standards in JESD21-C and are responsible for updating the publication.
An annual updating service for JESD21 is available by subscription. Subscribers receive periodic electronic updates for replacement or insertion into the hard copy JESD21-C.
A complete hard copy of JESD21-C is available for purchase. The hard copy comes in two 3” wide 3-ring binders so that future updates can be added with ease.
|204-Pin DDR3 SDRAM Unbuffered SODIMM Design Specification||MODULE4_20_18||May 2014|
|DDR4 SODIMM Specification Annex, R/C F0 x8 2R ECC Flower||PRN14-NM4||May 2014|
|DDR4 Design Specification, Annex, SO-DIMM, RC E, 2Rx8, NON-ECC Vertical||PRN14-NM5||May 2014|
|Annex K, R/C K, in 240-Pin, 72 bit-wide, PC3(L)-6400/PC3(L)-8500/PC3(L)-10600/PC3(L)-12800/PC3(L)-14900/PC3(L)-17000 DDR3 SDRAM Load Reduced DIMM Design Specification||MODULE4_20_24_AnnexK||Apr 2014|
|Annex A, R/C A, in 240-Pin, 72 bit-wide, PC3(L)-6400/PC3(L)-8500/PC3(L)-10600/PC3(L)-12800/PC3(L)-14900/PC3(L)-17000 DDR3 SDRAM Load Reduced DIMM Design Specification||MODULE4_20_24_AnnexA||Apr 2014|
|Annex C, R/C C, in 240-Pin, 72 bit-wide, PC3(L)-6400/PC3(L)-8500/PC3(L)-10600/PC3(L)-12800/PC3(L)-14900/PC3(L)-17000 DDR3 SDRAM Load Reduced DIMM Design Specification||MODULE4_20_24_AnnexC||Apr 2014|
|JC-42||Solid State Memories|
|JC-42.3B||DRAM Functions and Features|
|JC-42.4||Non-Volatile Memory Devices|
|JC-42.6||Low Power Memories|
|JC-45.1||Registered DRAM Modules|
|JC-45.2||Unbuffered DRAM Modules|
|JC-45.3||Unbuffered DRAM Modules|
|JC-45.4||Fully Buffered DRAM Modules|
|JC-63||Multiple Chip Packages|